Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 6, 2000, Pages 847-855

  Djahanshahi, Hormoz ^a,b   Salama, C André T ^b,c,d  

^a PMC Sierra Ltd Burnaby   (Canada)

^b UNIVERSITY OF TORONTO   (Canada)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d NORTEL NETWORKS   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DIFFERENTIAL AMPLIFIERS; DIGITAL FILTERS; FLIP FLOP CIRCUITS; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; PHASE LOCKED LOOPS; TIMING CIRCUITS; VARIABLE FREQUENCY OSCILLATORS;

CLOCK RECOVERY; DIFFERENTIAL AMPLIFIER; HIGH SPEED; RING OSCILLATOR;

CMOS INTEGRATED CIRCUITS;

EID: 0033719436     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.845188     Document Type: Article

References (15)

1. B. Razavi, "Design of monolithic phase-locked loops and clock recovery circuits - a tutorial," in Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design, B. Razavi, Ed. New York, NY: IEEE Press, 1996.
2. B. Razavi, "A 2-GHz 1.6-mW phase-locked loop," IEEE J. Solid-State Circuits, vol. 32, pp. 730-735, May 1997.
3. H. Djahanshahi and C. A. T. Salama, "Differential 0.35μm CMOS circuits for 622MHz/933MHz monolithic clock and data recovery applications," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 2, Orlando, FL, June 1999, pp. 93-96.
4. L. Wu, H. Chen, S. Nagavarapu, R. Geiger, E. Lee, and W. Black, "A monolithic 1.25Gbit/s CMOS clock/data recovery circuit for fibre channel transceiver," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 2, Orlando, FL, June 1999, pp. 565-568.
5. F. Hansen and C. A. T. Salama, "Clock- and data-recovery IC with demultiplexer for a 2.5Gb/s ATM physical layer controller," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), Atlanta, GA, May 1996, pp. 125-128.
6. F. Hansen, "Gigabit per second VLSI for broadband ISDN," Ph.D. dissertation, Technical Univ. Denmark, 1996.
7. F. M. Gardner, "Charge-pump phase-lock loops," IEEE Trans. Commun., vol. COM-28, pp. 1849-1858, Nov. 1980.
8. A. W. Buchwald and K. W. Martin, "High-speed voltage-controlled oscillator with quadrature outputs," Electron. Lett., vol. 27, no. 4, pp. 309-310, Feb. 1991.
9. F. Herzel and B. Razavi, "Oscillator jitter due to supply and substrate noise," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Santa Clara, CA, May 1998, pp. 489-493.
10. K. Iravani and G. Miller, "VCO's with very low sensitivity to noise on power supply," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Santa Clara, CA, May 1998, pp. 515-518.
11. A. Hajimiri, S. Limotyrakis, and T. H. Lee, "Jitter and phase noise in ring oscillators," IEEE J. Solid-State Circuits, vol. 34, pp. 790-804, June 1999.
12. R. R. Torrance, T. R. Viswanathan, and J. V. Hanson, "CMOS voltage to current transducers," IEEE Trans. Circuits and Systems, vol. CAS-32, pp. 1097-1104, Nov. 1985.
13. A. Pottbäcker, U. Langmann, and H. Schreiber, "A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s," IEEE J. Solid-State Circuits, vol. 27, pp. 1747-1751, Dec. 1992.
14. H. Djahanshahi, F. Hansen, and C. A. T. Salama, "Giga-bit per second per pin differential CMOS circuits for pseudo ECL signaling," in Proc. IEEE Custom Integrated Circuits Conf. (CICC'99), San Diego, CA, May 1999, pp. 601-604.
15. J. A. McNeill, "Jitter in ring oscillators," IEEE J. Solid-State Circuits, vol. 32, pp. 870-879, June 1997.