|
Volumn 46, Issue 6 PART 1, 1999, Pages 1410-1414
|
Cell design modifications to harden a N-channel power IGBT against single event latchup
a a a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
BIPOLAR TRANSISTORS;
COMPUTER SIMULATION;
FAILURE ANALYSIS;
FLIP FLOP CIRCUITS;
HEAVY IONS;
INTEGRATED CIRCUIT LAYOUT;
POWER INTEGRATED CIRCUITS;
SEMICONDUCTOR DEVICE STRUCTURES;
THYRISTORS;
TWO DIMENSIONAL;
INSULATED GATE BIPOLAR TRANSISTOR;
POWER DEVICES;
SINGLE EVENT LATCHUP;
RADIATION HARDENING;
|
EID: 0033306969
PISSN: 00189499
EISSN: None
Source Type: Journal
DOI: 10.1109/23.819100 Document Type: Article |
Times cited : (5)
|
References (6)
|