An algorithm for multiplication modulo (2 n +L)

Conference Record - Asilomar Conference on Signals, Systems and Computers

Volumn 2, Issue , 1995, Pages 956-960

  Wang, Zhongde ^a   Jullien, G A ^a   Miller, W C ^a  

^a UNIVERSITY OF WINDSOR   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY MULTIPLICATION; BINARY REPRESENTATIONS; LARGE N; MODULAR STRUCTURES; REDUCTION OPERATION; VLSI IMPLEMENTATION; WALLACE TREE;

TREES (MATHEMATICS);

EID: 77957813032     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSSC.1995.540841     Document Type: Conference Paper

References (12)

1. R. C. Agarwal and C. S. Burrus: "Fast convolution using Fermat number transforms with applications to digital filtering", IEEE Trans. Acoust. Speech, Signal Processing, vol ASSP-22, pp. 87-97, 1974.
2. W. Luo, G.A. Jullien, N.M. Wigley, W.C. Miller, Z. Wang: "An Array Processor for Inner Product Computations Using a Fermat Number ALU" Proc. 1995 Symposium on Application Specific Array Processors (in print).
3. L. M. Leibowitz: "A simplified binary arithmetic for the Fermat number transform" IEEE Trans. Acoust. Speech, Signal Processing, vol. ASSP-24, pp. 356-359,1976.
4. W. K. Jenkins: "The design of specialized residue classes for efficient recursive digital filter realization", IEEE Trans. Acoust. Speech, Signal Processing, vol ASSP-30,pp. 370-380,1982.
5. W. K. Jenkins: "Recent advance in residue number techniques for recursive digital filtering", IEEE Trans. Acoust. Speech, Signal Processing, vol ASSP-27, pp. 19-30, 1979.
6. F. J. Taylor: "A VLSI residue arithmetic multiplier', IEEE Trans. Comput.., vol. C-31, pp. 540-546,1982.
7. J. J. Chang, T. K. Truong,, H. M. Shao, I. S. Reed, and.L. -S. Hsu: "The VLSI design of a single chip for the multiplication of integers modulo a Fermat number", IEEE Trans. Acoust. Speech, Signal Processing, vol. ASSP-33, pp. 1599-1602,1985.
8. M. Benaissa, A Pajayakrit, S. S. Dlay, and A. G. J. Holt: "VLSI design for diminished-1 multiplication of integers modulo a Fermat number" IEE Proc. vol. 135, PL E. pp. 161-164,1988.
9. M. Benaissa, A Bouridane, S. S. Dlay, and A. G. J. Holt: "Diminished-1 multiplier for a fast convolver and correlator using the Fermat number transform" IEE Proc, vol. 135, Pt. G. pp. 187-193, 1988.
10. n +l)", IEEE J. Solid-State Circuits, vol. 26, pp. 990-994,1991
11. n +l) residue multiplier" Elec. Letts., vol. 28, pp. 3124-315,1992.
12. C. S. Wallace: A suggestion for a fast multiplier, IEEE Trans. Electronic Computers, vol. EC-13, pp. 14-17, 1964.