A Fault-Tolerant GEQRNS Processing Element for Linear Systolic Array DSP Applications

IEEE Transactions on Computers

Volumn 44, Issue 9, 1995, Pages 1121-1130

  Smith, Jeremy C ^a   Taylor, Fred J ^b  

^a MOTOROLA INC   (United States)

^b UNIVERSITY OF FLORIDA   (United States)

Author keywords

DSP; Fault tolerant; redundancy; residue number system (RNS); systolic array; VLSI design; yield enhancement

Indexed keywords

EID: 0006438811     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.464390     Document Type: Article

References (18)

1. K.W. Jenkins, “A technique for the efficient generation of projections for error correcting residue codes,” IEEE Trans. Circuits and Systems, vol. 31, no. 2, pp. 223-226, Feb. 1984.
2. I. Koren, Z. Koren, and D. Pradhan, “Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay,” IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 859-866, June 1988.
3. I. Koren and C. Stapper, “Yield models for defect tolerant VLSI circuits: A review,” Defect and Fault Tolerance in VLSI Systems, pp. 2-3. New York and London: Plenum Press, 1988.
4. J.V. Krogmeier and W.K. Jenkins, “Error detection and correction in quadratic residue number systems,” 26th Midwest Symp. Circuits and Systems, 1983.
5. V.K.P. Kuman and Y.C. Tsai, “On synthesizing optimal family of linear systolic arrays for matrix multiplication,” IEEE Trans. Computers, vol. 40, no. 6, pp. 770-774, June 1991.
6. H. Leung, “Application of residue number systems to complex digital filters,” Proc. 15th Asilomar Conf. Circuit Systems, Computers, pp. 70-74, Pacific Grove, Calif., Nov. 1982.
7. J.D. Mellott, J.C. Smith, and F.J. Taylor, “The Gauss machine: A Galois-enhanced quadratic residue number system systolic array,” Proc. 11th Symp. Computer Arithmetic, pp. 156-162, Windsor, Ont, Canada, 1993.
8. T. Sato, H. Okada, T. Sukemar and G. Goto, “A 8.5 ns 112-b transmission gate adder with a conflict-free bypass circuit,” IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 657-659, Apr. 1992.
9. J.C. Smith and F.J. Taylor, “The design of a fault-tolerant GEQRNS processing element for linear systolic array DSP applications,” Proc. Fourth Great Lakes Symp. VLSI, pp. 46-49, Notre Dame, Ind., 1994.
10. M.A. Soderstrand, W.K. Jenkins, G.A. Jullien, and F.J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. IEEE Press, 1986.
11. H.R. Srinivas and K.P. Keshab, “A fast VLSI adder architecture,” IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 761-767, May 1992.
12. C.H. Stapper, “Modeling of defects in integrated circuit photolithographic patterns,” IBM J. Research Development, vol. 28, no. 4, pp. 461-475, July 1984.
13. C.H. Stapper, F. Armstrong, and K. Saji, “Integrated circuit yield statistics,” Proc. IEEE, vol. 25, no. 6, Apr. 1983.
14. E.E. Swartzlander, Systolic Signal Processing Systems. Marcel Dekker, 1987.
15. N.S. Szabo and R.I. Tanaka, Residue Arithmetic and its Application to Computer Technology. New York: McGraw-Hill, 1967.
16. N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Reading, Mass.: Addison-Wesley, 1985.
17. J. Yuan, I. Karlsson, and C. Svensson, “A true single-phase-clock dynamic CMOS circuit technique,” IEEE J. Solid-State Circuits, vol. 22, no. 5, pp. 899-901, Oct. 1987.
18. J. Yuan and C. Svensson, “A high-speed CMOS circuit technique,” IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 62-70, Feb. 1989.