Interconnect simulation in a fast timing simulator ILLIADS-I

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 46, Issue 1, 1999, Pages 178-189

  Kutuk, Haydar ^a   Göknar, Izzet Cem ^a   Kang, Sung Mo ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

General load circuit; Generic circuit primitive; Interconnect timing simulation; Moment matching

Indexed keywords

COMPUTER SIMULATION; MATHEMATICAL MODELS; METHOD OF MOMENTS; MOS DEVICES; NONLINEAR NETWORK ANALYSIS; TRANSISTORS; WAVEFORM ANALYSIS;

GENERAL LOAD CIRCUITS; MULTILEVEL INTERCONNECTION NETWORKS;

INTERCONNECTION NETWORKS;

EID: 0032763044     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.739264     Document Type: Article

References (27)

1. J.K. Ousterhout, "Switch-level delay models for digital MOS VLSI," in Proc. 21st Design Automation Conf., 1984.
2. J. Qian, S. Pullela, and L. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," IEEE Trans. Computer-Aided Design, vol. 13, pp. 1526-1535, Dec. 1994.
3. F. Dartu, N. Menezes, J. Qian, and L.T. Pillage, "A gate-delay model for high speed CMOS circuits," in Proc. 31st ACM/IEEE Design Automation Conf., 1994, pp. 576-580.
4. R. Arunachalam, F. Dartu, and L.T. Pileggi, "CMOS gate delay models for general RLC loading," in Proc. IEEE ICCD'97, 1997, pp. 224-229.
5. Y. Fukuoka, Y.C. Shin, and T. Itoh, "Analysis of slow-wave coplanar waveguide for monolithic integrated circuits," IEEE Trans. Microwave Theory Tech., vol. 31, pp. 567-573, July 1983.
6. D. Zhou, F.P. Preparata, and S.M. Kang, "Interconnection delay in very high-speed VLSI," IEEE Trans. Circuits Syst., vol. 38, pp. 779-790, July 1991.
7. L.T. Pillage and R.A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-366, Apr. 1990.
8. E. Chiprout and M.S. Nakhla, Asymptotic Waveform Evaluation and Moment Matching for Interconnect Analysis. Norwell, MA: Kluwer Academic, 1994.
9. C. Lanczos, "An iteration method for the solution of the eigenvalue problem of linear differential and integral operators," J. Res. Nat. Bureau Stand, vol. 45, pp. 255-282, Oct. 1950.
10. W.E. Arnold!, "The principle of minimized iterations in the solution of the matrix eigenvalue problem," Quart. Appl. Math., vol. 46, pp. 2141-2169, Dec. 1987.
11. P. Feldman and R.W. Freund, "Efficient linear circuit analysis by Fade approximation via the Lanczos process," IEEE Trans. Computer-Aided Design, vol. 14, pp. 639-649, May 1995.
12. P. Feldman and R.W. Freund, "Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm," in Proc. 32nd ACM/IEEE Design Automation Conf., June 1995, pp. 376-380.
13. A. Odabasioglu, M. Celik, and L.T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," in Proc. IEEE/ACM. Int. Conf. Computer Aided Design, Nov. 1997, pp. 58-65.
14. K.J. Kerns and A.T. Yang, "Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations," IEEE Trans. Computer-Aided Design, vol. 16, pp. 734-744, July 1997.
15. A.B. Khang and S. Muddu, "Two-pole analysis of interconnection trees," in Proc. IEEE MCMC Conf., Jan. 1995, pp. 105-110.
16. Q. Yu and E.S. Kuh, "Moment models of general transmission lines with application to MCM interconnect analysis," in Proc. IEEE MCMC Conf., Jan. 1995, pp. 158-163.
17. P. Feldman and R.W. Freund, "Interconnect-delay computation and signal-integrity verification using the SyMPVL algorithm," in Proc. 1997 European Conf. on Circuit Theory and Design, Sept. 1997.
18. K.J. Kerns and A.T. Yang, "Preservation of of passivity during RLC network reduction via split congruence transformations," in Proc. 34th ACM/IEEE Design Automation Conf., 1997.
19. L.M. Silveira, M. Kamon, I. Elfadel, and J. White, "A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models for RLC circuits," in Tech. Dig. 1996 IEEE/ACM Int. Conf. Computer Aided Design, Nov. 1996.
20. I.M. Elfadel and D.D. Ling, "Zeros and passivity of Arnoldi reduced-order models for interconnect networks," in Proc. 34th ACM/IEEE Design Automation Conf., June 1997.
21. R.W. Freund and P. Feldman, "Reduced-order modeling of large passive linear circuits by means of the SyPVL algorithm," in Tech. Dig. IEEE/ACM Int. Conf. Computer Aided Design, Nov. 1996.
22. Y.H. Shih and S.M. Kang, "Analytic transient solution of general MOS circuit primitives," IEEE Trans. Computer-Aided Design, vol. 11, pp. 719-731, June 1992.
23. A. Dharchoudhury, S.M. Kang, K.H. Kirn, and S.H. Lee, "Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics," in Proc. IEEE/ACM. Int. Conf. Computer Aided Design, Nov. 1994, pp. 190-194.
24. Y.H. Shih, Y. Leblebici, and S.M. Kang, "ILLIADS: A fast timing and reliability simulator for digital MOS circuits," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1387-1402, Sept. 1993.
25. A. Dharchoudhury and S.M. Kang, "Analytical fast timing simulation of MOS circuits driving RC interconnects," in Proc. Int. Conf. on VLSI Design, Jan. 1997, pp. 111-116.
26. G.A. Baker, Jr., Essentials of Fade Approximants. New York: Academic, 1975.
27. I.C. Göknar, H. Kutuk, and S.M. Kang, "Moment components; a new tool for obtaining passive reduced-order models," CSL Tech. Rep. UILU-ENG-98, DAC68, Aug. 1998.