Mixed serial-parallel sensing scheme for a 64-Mbit 4-bit/cell factory-programmed OTP-ROM

Microelectronics Journal

Volumn 30, Issue 9, 1999, Pages 875-886

  Torelli, G ^a   Manstretta, A ^b   Gastaldi, R ^b   Rolandi, P ^b  

^a UNIVERSITY OF PAVIA   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; NONVOLATILE STORAGE;

BINARY-SEARCH ALGORITHM; ERASABLE PROGRAMMABLE READ-ONLY MEMORY (EPROM); MULTILEVEL NONVOLATILE STORAGE;

PROM;

EID: 0032679086     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0026-2692(99)00026-9     Document Type: Article

References (17)

1. M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, K. Wojciechowski, A multilevel-cell 32Mb Flash memory, 1995 IEEE ISSCC Dig. Tech. Papers, (1995) 132-133, 351.
2. L. Geppert, Solid state, in: L. Geppert, W. Sweet (Eds.), Technology 1998 Analysis and Forecast, IEEE Spectrum 35 (1) (1998) 23-28.
3. de Graaf C., Young P., Hulsbos D. Feasibility of multilevel storage in Flash EEPROM cells. Proc. IEEE ESSDERC. 1995;213-216.
4. Calligaro C., Manstretta A., Torelli G. Technological and design constraints for multilevel Flash memories. Proc. IEEE Int. Conf. Electronics, Circuits and Systems. 1996;1003-1008.
5. 2 3.3 V only 128-Mb multilevel NAND Flash memory for mass storage applications. IEEE J. Solid-State Circuits. 31:(11):1996;1575-1583.
6. 2 die size 3.3-V 64-Mb Flash memory with FN-NOR type four-level cell. IEEE J. Solid-State Circuits. 31:(11):1996;1584-1589.
7. Kencke D.L., Richart R., Garg S., Banerjee S.K. A sixteen level scheme enabling 64-Mbit Flash memory using 16-Mbit technology. IEDM Tech. Digest. 1996;937-939.
8. H. Van Tran, T. Blyth, D. Sowards, L. Engh, B.S. Nataraj, T. Dunne, H. Wang, V. Sarin, T. Lam, H. Nazarian, G. Hu, A 2.5-V 256-level non-volatile analog storage device using EEPROM technology, 1996 IEEE ISSCC Dig. Tech. Papers (1996), 270-271, 458.
9. Rolandi P.L., Canegallo R., Chioffi E., Gerna D., Guaitini G., Issartel C., Lhermet F., Pasotti M., Kramer A. 1M-cell 6b/cell analog Flash memory for digital storage. 1998 IEEE ISSCC Dig. Tech. Papers. 459:1998;334-335.
10. Kim K.-H., Lee K. An 8b resolution 360 μs write time non-volatile analog memory based on differentially balanced constant-tunneling-current scheme (DBCS). 1998 IEEE ISSCC Dig. Tech. Papers. 459:1998;336-337.
11. Calligaro C., Daniele V., Gastaldi R., Manstretta A., Torelli G. A new serial sensing approach for multistorage non-volatile memories. Proc. IEEE Int. Workshop on Memory Technology, Design and Testing. 1995;21-26.
12. Bleiker A., Melchior H. A four-state EEPROM using floating-gate memory cells. IEEE J. Solid-State Circuits. 22:(3):1987;460-463.
13. Calligaro C., Gastaldi R., Manstretta A., Torelli G. A 80-ns 3-V parallel-sensing scheme for four-level-cell non-volatile memories. Proc. IEEE Int. Conf. Electronics, Circuits and Systems. 1997;541-544.
14. Dickson J. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique. IEEE J. Solid-State Circuits. 11:(3):1976;374-378.
15. Di Cataldo G., Palumbo G. Double and triple charge pump for power IC: dynamic models which take parasitic effects into account. IEEE Trans. Circuits Syst. 40-I:(2):1993;92-101.
16. Tanzawa T., Tanaka T. A dynamic analysis of the Dickson charge pump circuit. IEEE J. Solid-State Circuits. 32:(8):1997;1231-1240.
17. Jinbo T., Nakata H., Hashimoto K., Watanabe T., Ninomiya K., Urai T., Koike M., Sato T., Kodama N., Oyama K., Okazawa T. A 5-V only 16-Mb flash memory with sector erase mode. IEEE J. Solid-State Circuits. 27:(11):1992;1547-1554.