Double-Index Averaging: A Novel Technique for Dynamic Element Matching in E-A A/D Converters

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 4, 1999, Pages 353-358

  Cini, Dario ^a,b   Samori, Carlo ^a   Lacaita, Andrea L ^a  

^a CNR   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

Analog digital conversion; Sigma delta modulation

Indexed keywords

ALGORITHMS; CAPACITORS; ELECTRIC DISTORTION; ELECTRIC POTENTIAL; SPURIOUS SIGNAL NOISE;

DOUBLE-INDEX AVERAGING; DYNAMIC ELEMENT MATCHING;

DELTA SIGMA MODULATION;

EID: 0032676860     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.755406     Document Type: Article

References (15)

1. J. Candy and G. Ternes, Oversampling Delta-Sigma Data Converters. New York: IEEE Press, 1991.
2. B. Brandt, D. Wingard, and B. Wooley, "Second order sigma-delta modulation for digital audio signal acquisition," IEEE J. Solid-State Circuits, vol. 26, pp. 618-627, Apr. 1991.
3. F. Chen and B. H. Leung, "A high resolution multibit E-A modulator with individual level averaging," IEEE J. Solid-State Circuits, vol. 30, pp. 45359, Apr. 1995.
4. S. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters: Theory, Design and Simulation. New York: IEEE Press, 1997, pp. 244-281.
5. M. Sarhang-Nejad and G. C. Temes, "A high-resolution multibit E-A ADC with digital correction and relaxed amplifier requirements," IEEE J. Solid-State Circuits, vol. 28, pp. 648-660, June 1993.
6. R. J. van de Plassche, "Dynamic element matching for high-accuracy monolithic D/A converters," IEEE J. Solid-State Circuits, vol. SC-11, pp. 795-800, Dec. 1976.
7. L. R. Carley, "A noise-shaping coder topology for 15+ bit converters," IEEE]. Solid-State Circuits, vol. SC-24, pp. 267-273, Apr. 1989.
8. J. Fattaruso, S. Kiriaki, M. de Wit, and G. Warwar, "Self-calibration techniques for a second-order multibit sigma-delta modulator," IEEE J. Solid-State Circuits, vol. SC-28, pp. 1216-1223, Dec. 1993.
9. T. Kwan, R. Adams, and R. Libert, "A stereo multibit E-A DAC with asynchronous master-clock interface," IEEE J. Solid-State Circuits, vol. SC-31, pp. 1881-1886, Dec. 1996.
10. Y. Sakina, "Multibit E-A analog to digital converters with nonlinearity correction using dynamic barrel shifting," M.A.Sc. thesis, ERL, Univ. California at Berkeley, 1990.
11. B. H. Leung and S. Sutaria, "Multibit E-A A/D converter incorporating a novel class of dynamic element matching techniques," IEEE Trans. Circuits Syst. II, vol. 39, pp. 35-51, Jan. 1992.
12. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit E-A A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, vol. 42, pp. 753-762, Dec. 1995.
13. R. Schreier and B. Zhang, "Noise-shaped multibit D/A convenor employing unit elements," Electron. Lett., vol. 31, pp. 1712-1713, Sept., 1995.
14. B. Böser, K. Karmann, H. Martin, and B. Wooley, "Simulating and testing oversampled analog-to-digital converters," IEEE Trans. Computer-Aided Devices, vol. 7, pp. 668-674, June 1988.
15. O. Nys and R. K. Henderson, "A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging," IEEE J. Solid-State Circuits, vol. 32, pp. 933-942, July 1997.