A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging

IEEE Journal of Solid-State Circuits

Volumn 30, Issue 4, 1995, Pages 453-460

  Chen, Feng ^a   Leung, Bosco H ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; ELECTRIC DISTORTION; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT TESTING; OPERATIONAL AMPLIFIERS; SPURIOUS SIGNAL NOISE;

HARMONIC DISTORTION; INDIVIDUAL LEVEL AVERAGING; MODULATOR ARCHITECTURE; QUANTIZER; SIGMA DELTA MODULATORS;

MODULATORS;

EID: 0029291106     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.375966     Document Type: Article

References (10)

1. J. C. Candy, “A use of double integration in sigma-delta modulation,” IEEE Trans. Commun., vol. COM-33, no. 3, pp. 249–258, Mar. 1985.
2. S. Rangan and B. Leung, “Quantization noise spectrum of second-order sigma-delta converter with sinusoidal input,” IEEE Trans. Circuits Syst. II, vol. 41, no. 2, pp. 168–173, Feb. 1994.
3. M. Nejad and G. Temes, “A high resolution multibit ΣΔ ADC with digital correction and relaxed amplifier requirements,” IEEE J. Solid-Stale Circuits, vol. 28, no. 6, pp. 648–660, June 1993.
4. L. R. Carley, “A noise-shaping coder topology for 15+ bit converters,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 267–273, Apr. 1989.
5. J. Fattaruso et al., “Self-calibration techniques for a second-order multibit sigma-delta modulator,” in IEEE ISSCC Dig. Tech. Papers, Feb. 1993, pp. 228–229.
6. R. J. Van de Plassche and D. Goedhart, “A monolithic 14-bit D/A converter,” IEEE J. Solid-State Circuits, vol. SC-14, no. 3, pp. 552–556, June 1979.
7. Y. Sakina, “Multibit ΣΔ analog-to-digital converters with nonlinearity correction using dynamic barrel shifting,” M.A.Sc. thesis, ERL, Univ. of California, Berkeley, 1990.
8. B. Leung, “Multibit sigma-delta A/D converters incorporating a novel class of dynamic element matching techniques,” IEEE Trans. Circuits Syst. II, vol. 39, no. 1, pp. 35–51, Jan. 1992.
9. Y. M. Lin et al., “A 13-b 2.5 MHz self-calibrated pipelined A/D converter in 3 µm CMOS,” IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 628–635, Apr. 1991.
10. B. Boser and B. Wooley, “The design of sigma-delta modulation analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298–1308, Dec. 1988.