-
1
-
-
0024123096
-
Area-efficient multichannel oversampled PCM voice-band coder
-
Dec.
-
B. Leung, N. Robert, P. Gray, and R. Brodersen, “Area-efficient multichannel oversampled PCM voice-band coder,” IEEE. J. Solid-State Circuits,pp. 1351–1357, Dec. 1988.
-
(1988)
IEEE. J. Solid-State Circuits
, pp. 1351-1357
-
-
Leung, B.1
Robert, N.2
Gray, P.3
Brodersen, R.4
-
2
-
-
0020719830
-
Design methodology of 2-A modula-tors
-
Mar.
-
B. Agrawal and K. Shenoi, “Design methodology of 2-A modula-tors,” IEEE Trans. Commun.,pp. 360–369, Mar. 1983.
-
(1983)
IEEE Trans. Commun
, pp. 360-369
-
-
Agrawal, B.1
Shenoi, K.2
-
3
-
-
0024124005
-
The design of sigma-delta modulation analog-to-digital converters
-
Dec.
-
B. Boser and B. Wooley, “The design of sigma-delta modulation analog-to-digital converters,” IEEE J. Solid-State Circuits,pp. 1298–1308, Dec. 1988.
-
(1988)
IEEE J. Solid-State Circuits
, pp. 1298-1308
-
-
Boser, B.1
Wooley, B.2
-
4
-
-
84939765402
-
3-/*m CMOS digital codec with programmable echo cancellation
-
June
-
P. Defraeye et al., 3-/*m CMOS digital codec with programmable echo cancellation,IEEE J. Solid-State Circuits,pp. 679–688, June 1985.
-
(1985)
IEEE J. Solid-State Circuits
, pp. 679-688
-
-
Defraeye, P.1
-
5
-
-
0022907085
-
12-bit sigma-delta analog-to-digital converter with 15-mhz clock rate
-
Dec.
-
R. Koch et al.,12-bit sigma-delta analog-to-digital converter with 15-mhz clock rate,” IEEE J. Solid-State Circuits,pp. 1003–1010, Dec. 1986.
-
(1986)
IEEE J. Solid-State Circuits
, pp. 1003-1010
-
-
Koch, R.1
-
6
-
-
0024645821
-
A 14-bit 80kHz sigma-delta A/D converter
-
Apr.
-
S. Norsworthy, I. Post, and H. Fetterman, “A 14-bit 80kHz sigma-delta A/D converter,” IEEE J. Solid-State Circuits,pp. 21.4.1-21.4.4, Apr. 1989.
-
(1989)
IEEE J. Solid-State Circuits,pp
, pp. 21.4.1-21.4.4
-
-
Norsworthy, S.1
Post, I.2
Fetterman, H.3
-
7
-
-
84935944597
-
dual-channel sigma-delta voiceband PCM codec
-
Apr.
-
V. Friedman et al., dual-channel sigma-delta voiceband PCM codec,” IEEE J. Solid-State Circuits,pp. 267–273, Apr. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, pp. 267-273
-
-
Friedman, V.1
-
8
-
-
0025404915
-
A higher order topology for interpolative modulators for oversampling A/D convert-ers
-
Mar.
-
K. Chao, S. Nadeem, W. Lee, and C. Sodini, “A higher order topology for interpolative modulators for oversampling A/D convert-ers,” IEEE Trans. Circuits Syst.,pp. 309–318, Mar. 1990.
-
(1990)
IEEE Trans. Circuits Syst
, pp. 309-318
-
-
Chao, K.1
Nadeem, S.2
Lee, W.3
Sodini, C.4
-
9
-
-
0022239639
-
MOS ADC-Filter combination that does not require precision analog components
-
Feb.
-
M. Hauser, P. Hurst, and R. Brodersen, “MOS ADC-Filter combination that does not require precision analog components,” Dig. Tech. Papers, Int. Solid-State Circuits Conf. 1981, pp. 80–81, Feb. 1985.
-
(1985)
Dig. Tech. Papers, Int. Solid-State Circuits Conf. 1981
, pp. 80-81
-
-
Hauser, M.1
Hurst, P.2
Brodersen, R.3
-
10
-
-
0022733138
-
A CMOS stereo 16-bit D/A converter for digital audio
-
June
-
P. Naus et al.,“A CMOS stereo 16-bit D/A converter for digital audio,” IEEE J. Solid-State Circuits,pp. 390–395, June 1987.
-
(1987)
IEEE J. Solid-State Circuits
, pp. 390-395
-
-
Naus, P.1
-
11
-
-
0025450422
-
A Monolithic 20b delta-sigma A/D converter
-
Feb.
-
B. DelSignore, D. Kerth, N. Sooch, and E. Swanson, “A Monolithic 20b delta-sigma A/D converter,” Dig. 1990 IEEE Int. Solid-State Circuits Conf.,pp. 170–171, Feb. 1990.
-
(1990)
Dig. 1990 IEEE Int. Solid-State Circuits Conf
, pp. 170-171
-
-
DelSignore, B.1
Kerth, D.2
Sooch, N.3
Swanson, E.4
-
12
-
-
0024645333
-
A noise-shaping coder topology for 15 + bit converters
-
Apr.
-
R. Carley, “A noise-shaping coder topology for 15 + bit converters,” IEEE J. Solid-State Circuits,pp. 267–273, Apr. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, pp. 267-273
-
-
Carley, R.1
-
13
-
-
0023090158
-
An oversampling analog-to-digital converter topology for high resolution signal acquisition systems
-
Jan.
-
R. Carley, “An oversampling analog-to-digital converter topology for high resolution signal acquisition systems,” IEEE Trans. Circuits and Syst.,pp. 83–91, Jan. 1987.
-
(1987)
IEEE Trans. Circuits and Syst
, pp. 83-91
-
-
Carley, R.1
-
14
-
-
0022678869
-
Design and implementation of an audio 18-bit A/D converter using oversampling techniques
-
Mar.
-
R. Adams, “Design and implementation of an audio 18-bit A/D converter using oversampling techniques,” J. Audio Engineering Society,pp. 153–166, Mar. 1986.
-
(1986)
J. Audio Engineering Society
, pp. 153-166
-
-
Adams, R.1
-
15
-
-
0025629716
-
Architectures for high-order multibit 2-A modulators
-
May
-
R. H. Walden, T. Cataltepe, and G. C. Temes, “Architectures for high-order multibit 2-A modulators,” in Proc. 1990 IEEE Int. Symp. Circuits and Systems, pp. 895–898, May 1990.
-
(1990)
Proc. 1990 IEEE Int. Symp. Circuits and Systems
, pp. 895-898
-
-
Walden, R.H.1
Cataltepe, T.2
Temes, G.C.3
-
18
-
-
0016615001
-
Digitally controlled absolute voltage division
-
june
-
K. Klaassen, “Digitally controlled absolute voltage division,” IEEE Trans. Instrum. Measurements,pp. 106–112, june 1975.
-
(1975)
IEEE Trans. Instrum. Measurements
, pp. 106-112
-
-
Klaassen, K.1
-
19
-
-
0022027157
-
A use of double integration in sigma-delta modulation
-
Mar.
-
J. C. Candy, “A use of double integration in sigma-delta modulation,” IEEE Trans. Commun., pp. 249–258, Mar. 1985.
-
(1985)
IEEE Trans. Commun
, pp. 249-258
-
-
Candy, J.C.1
-
20
-
-
84945723431
-
Multi-bit 2-A analog to digital converters with nonlinearity correction using dynamic bannel shifting
-
Univ. Califoria, Berkeley, May
-
Y. Sakina and P. Gray, “Multi-bit 2-A analog to digital converters with nonlinearity correction using dynamic bannel shifting,” Master’s thesis, Univ. Califoria, Berkeley, May 1990.
-
(1990)
Master’s thesis
-
-
Sakina, Y.1
Gray, P.2
|