A CMOS analog multiplier free from mobility reduction and body effect

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E82-A, Issue 2, 1999, Pages 327-333

  Ibaragi, Eitake ^a  

^a TOKYO UNIVERSITY OF SCIENCE   (Japan)

Author keywords

Analog multiplier; Analog signal processing; Body effect; Mobility reduction; Mos analog circuit

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; SIGNAL PROCESSING; TRANSISTORS;

ANALOG SIGNAL PROCESSING; BODY EFFECT; MOBILITY REDUCTION;

MULTIPLYING CIRCUITS;

EID: 0032652937     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (19)

1. B.Gilbert, "A precise four-quadrant multiplier with subnanosecond response," IEEE J. Solid-State Circuits, voI.SC3, no.4, pp.365-373, Dec. 1968.
2. B.Gilbert, "A high-performance monolithic multiplier using active feedback," IEEE J. Solid-State Circuits, vol.SC-9, no.6, pp.364-373, Dec. 1974.
3. D.C.Soo and R.G.Meyer, "A four-quadrant NMOS analog multiplier," IEEE J. Solid-State Circuits, vol.SC-17, no.6, pp.11741178, Dec. 1982.
4. J.N.Babanezhad and G.C.Temes, "A 20-V four-quadrant CMOS analog multiplier," IEEE J. Solid-State Circuits, vol.SC-20, no.6, pp.1158-1168, Dec. 1985.
5. S.-C.Qin and R.L.Geiger, "A ±5-V CMOS analog multiplier," IEEE J. Solid-State Circuits, vol.SC-22, no.6, pp.1143-1146, Dec. 1987.
6. J.S.Pena-FinoI and J.A.Connelly, "A MOS four-quadrant analog multiplier using the quarter-square technique," IEEE J. SolidState Circuits, vol.SC-22, no.6, pp.1064-1073, Dec. 1987.
7. H.Song and C.Kim, "An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers," IEEE J. Solid-State Circuits, vol.25, no.3, pp.841 -848, June 1990.
8. C.W.Kim and S.B.Park, "A design and implementation of a new four-quadrant MOS analog multiplier," Analog Integrated Signal Circuits and Signal Processing, vol.2, no.2, pp.95-103, April 1992.
9. S.I.Liu and C.C.Chang, "CMOS analog divider and four-quadrant multiplier using pool circuits," IEEE J. Solid-State Circuits, vol.30, no.9, pp.1025-1029, Sept. 1995.
10. K.BuIt and H.Wallinga, "A CMOS four-quadrant analog multiplier," IEEE J. Solid-State Circuits vol.SC-21, no.3, pp.430435, June 1986.
11. [II] E.Seevinck and R.F.Wassenaar, "A versatile CMOS linear transconductor/square-law function circuit," IEEE J. Solid-State Circuits , vol.SC-22, no.3, pp.366-377, June 1987.
12. Z.Wang, "A CMOS four-quadrant analog multiplier with singleended voltage output and improved temperature performance," IEEE J. Solid-State Circuits , vol.26, no.9, pp.1293-1301, Sept. 1991.
13. [ 13] K.Toyota, A.Hyogo, and K.Sekine, "A design of 1V CMOSOTA with wide input range," IEICE Trans. Fundamentals, voI.E77-A , no.2, pp.153-159, Feb. 1994.
14. C.Abel, S.Sakurai, F.Larsen, and M.Ismail, "Four-quadrant CMOS/BiCMOS multipliers using linear-region MOS transistors," 1994 IEEE ISCAS proceedings, vol.5, pp.273-276, 1994.
15. [ 15] N.Takai, A.Hyogo, and K.Sekine, "Nonlinear characteristics in a low voltage CMOS-OTA using MOSFET in the resistance region," Proc. NOLTA'93, vol.4 , pp. 1273-1240, Dec. 1993.
16. Y.Igarashi, A.Hyogo, and K.Sekine, "Design of very low-distortion, four-quadrant analog multiplier -type CMOS-OTA considering variation of mobility according to the gate voltage," Electronics and Communications in Japan (ISSN 8756-663X), Part 2, vol.77 , no.7, pp. 142-154, July 1994.
17. S.I.Liu andV.S.Hwang, "CMOS four-quadrant multiplier using bias feedback techniques," IEEE J. Solid-State Circuits, vol.29, no.6, pp.750-752, June 1995.
18. Y.P.Tsividis, "Operation and Modeling of the MOS Transistor," Sect. 4, McGraw-Hill, New York, 1987
19. D.P.Foty, "MOSFET MODELING WITH SPICE Principles and Practice," Chapter 7, Prentice-Hall, Inc., 1997.