Design and implementation of a new four-quadrant MOS analog multiplier

Analog Integrated Circuits and Signal Processing

Volumn 2, Issue 2, 1992, Pages 95-103

  Kim, C W ^a   Park, S P ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS, DIFFERENTIAL - CASCADE CONNECTION;

ANALOG MULTIPLIER; QUARTER SQUARE TECHNIQUE;

COMPUTERS, ANALOG;

EID: 0026844246     PISSN: 09251030     EISSN: 15731979     Source Type: Journal    
DOI: 10.1007/BF00142410     Document Type: Article

References (19)

1. Application of a monolithic analog multiplier
2. A high-performance monolithic multiplier using active feedback
3. A precision four-quadrant multiplier with subnano-second respond
4. A four-quadrant NMOS analog multiplier
5. A 20-V four-quadrant CMOS analog multiplier
6. A +5 V CMOS analog multiplier
7. Integrated MOS four-quadrant analogue multiplier
8. Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance stages
9. CMOS RF circuits for data communication applications
10. New four-quadrant CMOS analogue multiplier
11. A CMOS four-quadrant analog multiplier
12. A MOS four-quadrant analog multiplier using the quarter-square technique
13. Four-quadrant CMOS analogue multiplier
14. Analogue four-quadrant CMOS multiplier with resistors