Fault-tolerant rank order filtering for image enhancement

IEEE Transactions on Consumer Electronics

Volumn 45, Issue 2, 1999, Pages 436-442

  Kirn, Jai Hoon ^a   Kirn, Sungsoo ^a   Lombardi, Fabrizio ^b  

^a Ajou University   (South Korea)

^b Northeastern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; FAULT TOLERANT COMPUTER SYSTEMS; IMAGE ANALYSIS; PROGRAM PROCESSORS;

FAULT-TOLERANT RANK ORDER FILTERING; SINGLE INSTRUCTION MULTIPLE DATA (SIMD) MESH PROCESSORS;

IMAGE ENHANCEMENT;

EID: 0032637705     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/30.793429     Document Type: Article

References (29)

1. E. Ataman, et nl., "A Fast Method for Real-Time Median Filtering," IKKK Trans. Acoust., Speech, Signal Processing, Vol. ASSP-28, pp. 415-421, 1980.
2. B. Carnahan, Applied Numerical Melhods, Wiley and Sons Inc., New York, New York, 1969.
3. J. R Fitch, "Software and VLSI Algorithms for Generalized Rank Order Filtering,IF.KF, Trans. Circuits, Syst., Vol. CAS-34, pp. 553-559,1987.
4. B. K. Kar and D. K. Pradhan, "A New Algorithm for Order Statistics and
5. Sorting, EE Trans, on Acoust., Speech, Signal Processing, Vol. 41, No. 8, pp. 2688-2694, Aug. 1993.
6. [5| R. King, et al, Digital Filtering in One and Two Dimensions, Plenum Press, New York, 1989.
7. [61 P. Maragos and R. W. Shafer, "Morphological Filters - Part II: Their Relations to Median, Order-statistics, and Stack Filters,IEEE Trims, Acnu.il., Speech, Signal Processing, vol. ASSP-30, pp.1170-1184,1987.
8. |7| T. A. Nodes and N. C. Gallagher, "Median Filters: Some Modifications and Their Properties,IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-30, pp. 739-746, 1982.
9. [81 C.S.Regazzoni, G.L.t'oresti, "Properties of Binary Statistical Morphology,Proceedings ufthe 13th International Conference on Pattern Recognition, Volume 2, pp, 631-635, August 1996
10. (9] L. Akarun and R. A. HADDAD "Decimated Rank Order Filtering", IEEE Trans, un Signal Processing, Vol.42. No,4, pp.835-845, April 1994.
11. [lu] A. Lacey, N. Thacker, S. Crosslcy, and R. Yates, "Multi-Stage Approach to the Dense Estimation of Disparity from Stereo Sem Image,Image & Vision Computing V.16N.5, pp. 373-383, April 1998.
12. R.-C. Chen and P.-T Yti "An Oplimal Design of Fuzzy (m, m) Rank Order Filtering with Hard Decision neural Learning,The 1095 International Symposium on Circuits and Systems, Volume 2, pp. 1305-1309, 1995.
13. D. Wilson and S. Wccrth, "Rank-Order Filtering in Analog VLSI," 1996 IEEE International Symposium on Circuits and Systems, Volume 1, pp. 105-108, May 1996
14. R. J. Offen, VLSI Image Processing, McGraw-lull Book Company, New York, 1985.
15. I, Hatirnaz, K K. Giirkaynak, and Y. Ieblebici, "Realization of a Pro grammable Rank-Order Filter Architecture Using Capacitive Threshold Logic Gates,Proc. of 1999 International Symposium on Circuit and Systems, 1999 (to appear).
16. S. Warecki, "Fast ASIC stack processor for ID and 2D images,Machine GRAPHICS & VISION, Vol. 5, pp. 197-207,1996.
17. [161 V. V. D. Rao, et al., "A New Algorithm for Real-Time Median Filtering," IEEE Trans. Acoust., Speech, Signal f recessing, vol. ASSP 34, pp. 16741675, 1986.
18. A. P. Reeves, "The Local Median and Other Window Operations on SIMD Computers,Comml. Graph., Image Processing, vol. 19, pp. 165-178, 1982.
19. J. Salinas and F, Lombardi, "Emulation of Reconfigurablc VLSI Arrays for Image ftocessing Using the MasPar Architecture, Proc. Int. Conference on Parallel Processing, Vol. Ill, pp. 141-147, 1993.
20. J. Salinas and 1'. Lombardi, "On the Reconfigurable Operation of Arrays with Defects for Image Processing,Proc. IEEE Int. Workshop on fiefect and Fault Tolerance in VLSI Systems, pp. 88-95, 1993.
21. [20| Leighton, T. and C. li. Leiserson, "Wafer Scale Integration of Systolic Arrays,IEEE Trans, on Comput., Vol. C34, No. 5, pp. 448-461, 1985.
22. Boubekcur, A. etal., "Switch Programming in a Two-Dimensional Array,Proc IEEE Int. Workshop on Defect and Fault Tolerance in VISI, pp. 187 196, 1990.
23. Lombardi, F., Negrini, R., Sami M.G. and R. Stefanelli, "Reconfiguration of VLSI Arrays: A Covering Approach," Proc. IEEE FTCS 17, pp. 251 256, Pittsburgh, 1987.
24. Roscnberg, A.I., "The Diogenes Approach to Testable Fault Tolerant VLSI Processor Arrays,IEEE 'Irans, on Compul., Vol. C32, No. 10, pp. 902 910, 1983.
25. Grecne, W.J. and A. Gamal, "Configuration of VLSI Arrays in the Presence of Defects,JACM, Vol. 41, No. 4, pp. 694-717, 1984.
26. |25] Lombardi, F., Koo, P. and D, Sciuto, "A Routing Algorithm for Harvest ing Multipipeline Arrays with Small Intercell and Pipeline Delays,Proc. IEEE1CCAD, pp. 2-5, 1990.
27. Kuo, S-Y and W.K. Fuchs, "F.fficient Spare Allocation in Reconfigurahlc Arrays,Proc. ACM/IEEE DAC, pp. 385-390, 1986.
28. Carlson, R.O. and C.A. Neugebauer,"FutureTrends in WSI,Pruc. IEEE, Vol. 74, No. 12, pp. 1741-1752,1986.
29. Negrini, R., Sami, M.G. and R. Stefanelli, "Fault Tolerance through Reconfiguration in VLSI and WSI Arrays," MIT Press, 1989.