A 4.25-Gb/s CMOS fiber channel transceiver with asynchronous tree-type demultiplexer and frequency conversion architecture

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 12, 1998, Pages 2139-2146

  Fukaishi, Muneo ^b,c,d,e   Nakamura, Kazuyuki ^a,b,f,g,h   Sato, Masaharu ^b,i,j   Tsutsui, Yutaka ^b   Kishi, Syuji ^b   Yotsuyanagi, Michio ^b  

^a IEEE

^b NEC CORPORATION   (Japan)

^c WASEDA UNIVERSITY   (Japan)

^d Optoelectronics High Frequency D   (Japan)

^e JAPAN SOCIETY OF APPLIED PHYSICS   (Japan)

^f KYUSHU UNIVERSITY   (Japan)

^g Stanford University   (United States)

^h Institute of Electronics   (Japan)

ⁱ CHIBA INSTITUTE OF TECHNOLOGY   (Japan)

^j System LSI Operation Unit   (Japan)

more..

Author keywords

10b8B; 8B10B; Asynchronous DEMUX; CMOS integrated circuits; Fiber channel transceiver; Frequency conversion circuit

Indexed keywords

FREQUENCY CONVERTER CIRCUITS; LSI CIRCUITS; MULTIPLEXING EQUIPMENT; TRANSCEIVERS;

ASYNCHRONOUS DEMUX; FIBER CHANNEL TRANSCEIVER;

CMOS INTEGRATED CIRCUITS;

EID: 0032320936     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.735557     Document Type: Article

References (9)

1. J. F. Ewen, A. X. Widmer, M. Soyeur, K. R. Wrenner, B. Parter, and H. A. Ainspan, "Single-clip 1062 Mbaud CMOS transceiver for serial data communication," in ISSCC Dig. Tech. Papers, Feb. 1995, vol. 38, pp. 32-33.
2. A. Fiedler, R. Mactaggart, J. Welch, and S. Krihnan, "A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis," in ISSCC Dig. Tech. Papers, Feb. 1997, vol. 40, pp. 238-239.
3. D. Chen and M. O. Baker, "A 1.25 Gb/s, 460 mW COMS transceiver for serial data communication," in ISSCC Dig. Tech. Papers, Feb. 1997, vol. 40, pp. 242-243.
4. C. K. Yang and M. A. Horowitz, "A 0.8-μm CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links," IEEE J. Solid-State Circuits, vol. 31, pp. 2015-2023, Dec. 1996.
5. C. K. Yang, R. Farjad-Rad, and M. Horowitz, "A 0.6 mm CMOS 4Gb/s transceiver with data recovery using oversampling." in 1997 Symp. VLSI Circuits Dig., June 1997, pp. 71-72.
6. M. Soda, H. Tezuka, S. Shioiri, A. Tanabe, A. Furukawa, M. Togo, T. Tamura, and K. Yoshida, "A 2.4-Gb/s CMOS clock recovering 1:8 demultiplexer," in 1997 Symp. VLSI Circuits Dig., June 1997, pp. 69-70.
7. M. Kurisu, M. Kaneko, T. Suzaki, A. Tanabe, M. Togo, A. Furukawa, T. Tamura, K. Nakajima, and K. Yoshida, "2.8-Gb/s 176-mW byteinterleaved and 3.0-Gb/s 118-mW bit-interleaved 8 : 1 multiplexers with a 0.15-μm CMOS technology." IEEE J. Solid-State Circuits, vol. 31, pp. 2024-2029, Dec. 1996.
8. A. Tanabe, M. Togo, M. Soda, H. Tezuka, T. Suzaki, A. Furukawa, and K. Emura, "High performance CMOS for GHz communication IC," in 1996 Symp. VLSI Tech. Dig., June 1996, pp. 134-135.
9. A. X. Widmer and P. A. Franaszek, "A DC-balanced, partitioned-block, 8B/10B transmission code," IBM J. Res. Develop, vol. 27, no. 5, pp. 440-451, Sept. 1983.