On architectural styles for multimedia signal processors

1997 IEEE 1st Workshop on Multimedia Signal Processing, MMSP 1997

Volumn , Issue , 1997, Pages 427-432

  Kung, S Y ^a   Chen, Yen Kuang ^a  

^a PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE-SOFTWARE CODESIGN; HIERARCHICAL SYSTEMS; SIGNAL PROCESSING;

ARCHITECTURAL STYLE; ARCHITECTURE STYLES; CIRCUITS AND SYSTEMS; CO-DESIGNS; EXTERNAL MEMORY ACCESS; HIGH FLEXIBILITY; MULTIMEDIA SIGNAL PROCESSORS; SCALABLE ARCHITECTURES;

MULTIMEDIA SIGNAL PROCESSING;

EID: 85008003815     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MMSP.1997.602672     Document Type: Conference Paper

References (18)

1. Proc. of Int'l Solid-State Circuits Conference, Feb 1997.
2. C.-L. Chen, B.-S. Liang, and C.-W. Jen, "Low-Cost Raster Engine for Video Game, Multimedia PC and Interactive TV," IEEE Trans, on Consumer Electronics, vol. 41, no. 3, pp. 724-730, Aug 1995.
3. K. Gaedke, H. Jeschke, and P. Pirsch, "A VLSI Based MIMD Architecture of a Multiprocessor System for Real-Time Video Processing Applications," Journal of VLSI Signal Processing, vol. 5, no. 2-3, pp. 159-169, Apr 1993.
4. M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, and D. Sweely, "Building and Using a Highly Parallel Programmable Logic Array," IEEE Computer, vol. 24, no. 1, pp. 81-89, Jan. 1991.
5. Intel, "Intel MMX Technology-Developer's Guide." http: //developer. intel.com/drg/nuiDc/mEinuals/dg/devguide .htm, 1997.
6. S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice Hall, 1988.
7. R. B. Lee, "Subword Parallelism with MAX-2," IEEE Micro, vol. 16, no. 4, pp. 51-59, Aug. 1996.
8. S.-H. Lin, S. Y. Kung, and L. J. Lin, "Face Recognition/Detection by Probabilistic Decision-based Neural Networks," IEEE Trans, on Neural Networks, vol. 8, no. 1, pp. 114-132, Jan 1997.
9. P. Lippens, V. Nagasamy, and W. Wolf, "CAD Challenges in Multimedia Computing," in Proc. of Int'l Conf. on Computer-Aided Design, pp. 502-508, 1995.
10. T. Nishitani, P. H. Ang, and F. Catthoor, eds., VLSI Video/Image Signal Processing, (Norwell, MA), Kluwer Academic Publishers, 1993.
11. M. O'Connor, "Extending Instructions for Multimedia," Electronic Engineering Times, no. 874, p. 82, Nov. 1995.
12. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI Architectures for Video Compression-A Survey," Proc. of the IEEE, vol. 83, no. 2, pp. 220-246, Feb. 1995.
13. Texas Instruments Incorporated, "TI's 0.18 Micron Process Technology Packs 125 Million Transistors on a Single Chip." http: //www. ti. com/corp/docs/pressrel/1996/96025b. htm, Nov. 1996.
14. Texas Instruments Incorporated, "World's Most Powerful DSP Redefines Industry Landscape." http://www.ti.com/sc/docs/news/1997/97001a.htm, Apr 1997.
15. J. van Meerbergen, P. Lippens, B. McSweeney, W. Verhaegh, A. van der Werf, and A. van Zanten, "Architectural Strategies for High-Throughout Applications," Journal of VLSI Signal Processing, vol. 5, no. 2-3, pp. 201-220, Apr 1993.
16. J. L. van Meerbergen, P. E. R. Lippens, W. F. J. Verhaegh, and A. van der Werf, "PHIDEO: High-Level Synthesis for High Throughput Applications," Journal of VLSI Signal Processing, vol. 9, no. 1-2, pp. 89-104, Jan 1995.
17. M. J. Wirthlin and B. L. Hutchings, "A Dynamic Instruction Set Computer," in Proc. of IEEE Symposium on FPGAsfor Custom Computing Machines, pp. 99-107, Apr. 1995.
18. H. Yamauchi, Y. Tashiro, T. Minami, and Y. Suzuki, "Architecture and Implementation of a Highly Parallel Single-chip Video DSP," IEEE Trans, on Circuits and Systems for Video Tech., vol. 2, no. 2, pp. 207-220, June 1992.