An algorithm-hardware-system approach to VLIW multimedia processors

1997 IEEE 1st Workshop on Multimedia Signal Processing, MMSP 1997

Volumn , Issue , 1997, Pages 433-438

  Kneip, Johannes ^a   Berekovic, Mladen ^a   Pirsch, Peter ^a  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; EMBEDDED SYSTEMS; HIGH LEVEL LANGUAGES; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; SIGNAL PROCESSING; VERY LONG INSTRUCTION WORD ARCHITECTURE;

ALGORITHM-HARDWARE-SYSTEM APPROACH; DEGREE OF PARALLELISM; INSTRUCTION LEVEL PARALLELISM; MULTIMEDIA APPLICATIONS; MULTIMEDIA PROCESSORS; PROCESSING POWER; PROGRAMMABILITY; VERY LONG INSTRUCTION WORDS;

MULTIMEDIA SIGNAL PROCESSING;

EID: 37249059665     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MMSP.1997.602673     Document Type: Conference Paper

References (11)

1. P. N. Glaskowsky: "First Media Processors Reach the Market". Microprocessor Report, Vol. 11, No. 1, January 27, 1997.
2. K. Ronner: "Eine fur Bildverarbeitungsverfahren optimierte hochparallele RISC-Architektur". Fortschrittsberichte, Reihe 9, Nr. 211, VDI-Verlag 1995. (PhD-Thesis, in German).
3. D. M. Tullsen, S. J. Eggers, H. M. Levy: "Simultaneous Multithreading: Maximizing On-Chip Parallelism". Proc. ISCA'95, pp. 392-403, Santa Margherita Ligure, Italy, 1995.
4. J. Kneip, M. Ohmacht, K. Ronner, P. Pirsch: "Architecture and C++-programming environment of a highly parallel image signal processor". Microprocessing and Microprogramming, Vol. 41 (1995), pp. 391-408.
5. S. Dutta, A. Wolfe, W. Wolf, K. J. O'Connor: "Design Issues for Very-Long-Instruction-Word VLSI Video Signal Processors" Proc. 1996 Workshop on VLSI Signal Processing, pp. 95-104, San Francisco 1996.
6. J. Lipman: "Postlayout EDA tools lock onto full-chip verification", EDN, Oct. 10, 1996, pp. 93-98.
7. Atmel-ES2: ECPD10, ECPD07, ECDM05 library data books.
8. G. A. Slavenburg, S. Rathnam, H. Diskstra: "The Trimedia TM-1 PCI VLIW Media Processor" Proceedings Notebook for Hot Chips VIII, pp. 171-177, Stanford, 1996.
9. Texas Instruments: TMS320C62xx Technical Brief, 1997.
10. R. Lee, "Subword Parallelism with MAX-2", IEEE Micro, Vol. 16, No. 4, pp. 51-59, August 1996.
11. H-J. Stolberg, M. Ikekawa, I. Kuroda: "Code Positioning to Reduce Instruction Cache Misses in Signal Processing Applications on Multimedia RISC Processors", to be published in Proc. 1997 International Conference on Acoustics, Speech and Signal Processing, Munich, May 1997.