New dynamic flip-flops for high-speed dual-modulus prescaler

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 10, 1998, Pages 1568-1571

  Yang, Ching Yuan ^a   Dehng, Guang Kaai ^a   Hsu, June Ming ^a   Liu, Shen Iuan ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

CMOS integrated circuits; Flip flops; High speed circuits; Prescaler

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMBINATORIAL CIRCUITS; COUNTING CIRCUITS; PIPELINE PROCESSING SYSTEMS;

DUAL-MODULUS PRESCALERS;

FLIP FLOP CIRCUITS;

EID: 0032186543     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.720406     Document Type: Article

References (9)

1. N. Foroudi and T. A. Kwasniewski. "CMOS high-speed dual-modulus frequency divider for RF frequeacy synthesis." IEEE J. Solid-State Circuits, vol. 30, pp. 93-100 Feb. 1995.
2. J. Crainickx and M. Steyaert. "A 1.75-GHz/3-V dual-modulus divideby-128/129 prescaler in 0.7-μm CMOS." IEEE J. Solid-State Circuits. vol. 31, pp. 890-897. July 1996.
3. J. Yuan and C. Svensson, "High-speed CMOS circnit technique," IEEE J. Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
4. R. Rogenmoser, Q. Huang. and F. Piazza, "1.57 GHz asynchronous and 1.4 GHz dual modulus 1.2-μm CMOS prescalers." in Proc. IEEE 1994 Custom Integrated Circuits Conf. pp. 387-390.
5. Q. Huang and R. Rogenmoser. "Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks," IEEE J. Solid-State Circuits, vol. 31. pp. 456-465. Mar. 1996.
6. B. Chang, J. Park, and W. Kim. "A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flop." IEEE J. Solid-State Circuits, vol. 31, pp. 749-752, May 1996.
7. P. Larsson, "High-speed architecture for a programmable frequency divider and a dual-modulus prescaler." IEEE J. Solid-State Circuits. vol. 31, pp. 744-748, May 1996.
8. _, "Skew safety and logic flexibility in a true single phase clocked system." in Proc. 1995 IEEE Int Symp. Circuits and Systems. pp. 941-944.
9. R. Rogenmoser and Q. Huang. "An 80OMHz 1-μm CMOS pipelined 8-b adder using true single-phase clocked logic-flip-flops." IEEE J. Solid-State Circuits. vol. 31. pp. 401-409, Mar. 1996.