A 50⁃dB Variable Gain Amplifier Using Parasitic Bipolar Transistors in CMOS

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 4, 1989, Pages 951-961

  Pan, Tzu Wang ^a,b   Abidi, Asad A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Silicon Systems Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, VLSI--DESIGN; SEMICONDUCTOR DEVICES, MOS--FABRICATION; SIGNAL RECEIVERS--COMPONENTS; TRANSISTORS, BIPOLAR--APPLICATIONS;

CMOS INTEGRATED CIRCUITS; PARASITIC BIPOLAR TRANSISTORS; VARIABLE GAIN AMPLIFIER;

AMPLIFIERS;

EID: 0024719764     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.34077     Document Type: Article

References (23)

1. C.-C. Shih, K.-K. Lam, K.-L. Lee, and R. W. Schalk, “A CMOS analog front end for 9600BPS facsimile modem,” in ISSCC Dig. Tech. Papers, 1987, vol. 30, pp. 300–301.
2. J. N. Babanezhad and R. Gregorian, “A programmable gain loss circuit,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 1082–1090, Dec. 1987.
3. B. Gilbert, “A four quadrant analog divider/multiplier with 0.01% distortion,” in ISSCC Dig. Tech. Papers, 1983, pp. 248–249.
4. B. Gilbert, “A precise four-quadrant mulliplier with subnanosecond response,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 365–373, 1968.
5. D. C. Soo and R. G. Meyer, “A four quadrant NMOS analog multiplier,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1174–1178, Dec. 1982.
6. J. N. Babanezhad and G. C. Temes, “A 20-V four-quadrand CMOS analog multiplier,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 430–435, Dec. 1985.
7. J. S. Peña-Finol and J. A. Connelly, “A MOS four quadrant multiplier using the quarter-square technique,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 1064–1073, Dec. 1987.
8. M. Kubo, I. Masuda, K. Miyata, and K. Ogiue, “Perspective on BiCMOS VLSl's,” IEEE J. Solid-State Circuits, vol. 23, pp. 5–11, Feb. 1988.
9. H. C. Lin, J. C. Ho, R. R. Iyer, and K. Kwong, “Complementary MOS-bipolar transistor structure,” IEEE Trans. Electron Devices, vol. ED-16, pp. 945–951, Nov. 1969.
10. Y. P. Tsividis and R. W. Ulmer, “A CMOS voltage reference,” IEEE J-Solid-State Circuits, vol. SC-13, pp. 774–778, Dec. 1978.
11. O. Minato et al., “A high speed low power Hi-CMOS 4K static RAM,” IEEE Trans. Electron Devices, vol. ED-26, pp. 882–885, June 1979.
12. C. Laber et al., “Design considerations for a high performance 3 μm CMOS analog standard cell library,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 181–189, Apr. 1987.
13. M. G. R. DeGrauwe, O. N. Leuthold, E. A. Vittoz, H. J. Oguey, and A. Descombes, “CMOS voltage references using lateral bipolar transistors,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1151–1157, Dec. 1985.
14. E. A. Vittoz, “MOS transistors operated in the lateral bipolar mode and their application in CMOS technology,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 273–279, 1983.
15. A. A. Abidi, V. Comino, and T.-W. Pan, “The potential of using parasitic bipolars in CMOS for analog circuits,” in Proc. Bipolar Circuits Tech. Meeting (Minneapolis, MN), Sept. 1987, pp. 90–93.
16. L. C. Parrillo, “VLSI process integration,” in VLSI Technology, S. M. Sze, Ed. New York: McGraw-Hill, 1983.
17. K. W. Kwan and A. Brunnschweiler, “Measurement and interpretation of the fT of planar transistors operating in the inverse mode,” Proc. Inst. Elec. Eng., vol. 128, pp. 33–36, Feb. 1981.
18. B. Kulke and S. Miller, “Accurate measurement of emitter and collector series resistances in transistors,” Proc. IRE, vol. 45, p. 90, Jan. 1957.
19. Model BR1A Base Resistance Test Set, Colby Instruments, Santa Monica, CA.
20. E. H. Nicollian and J. R. Brews, MOS (Metal Oxide Semiconductor) Physics and Technology. New York: Wiley, 1982.
21. J. A. Wikstrom and C. R. Viswanathan, “Lateral nonuniformities and the MOSFET mobility step near threshold,” IEEE Trans. Electron Devices, vol. 35, pp. 2378–2383, Dec. 1988.
22. B. Gilbert, “A new wide-band amplifier technique,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 353–365, Dec. 1968.
23. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1984.