Discrete wavelet transform: Data dependence analysis and synthesis of distributed memory and control array architectures

IEEE Transactions on Signal Processing

Volumn 45, Issue 5, 1997, Pages 1291-1308

  Fridman, José ^a   Manolakos, Elias S ^b  

^a ANALOG DEVICES INC   (United States)

^b Northeastern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DATA REDUCTION; DATA STORAGE EQUIPMENT; DISTRIBUTED COMPUTER SYSTEMS;

DISTRIBUTED CONTROL ARRAY ARCHITECTURES;

WAVELET TRANSFORMS;

EID: 0031140484     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/78.575701     Document Type: Article

References (26)

1. S.G. Mallat, "A theory for multiresolution signal decomposition: The wavelet representation," IEEE Trans. Pattern Anal. Machine Intell., vol. 11, pp. 674-693, 1989.
2. I. Daubechies, Ten Lectures on Wavelets. Philadelphia, PA: SIAM, 1992.
3. J. Fridman, B. York, and E.S. Manolakos, "Discrete wavelet transform algorithms on a massively parallel platform," in Int. Conf. Signal Processing Appl. Tech., Oct. 1995, pp. 1512-1516.
4. J. Fridman, "Parallel algorithms and architectures for discrete wavelet transforms," Ph.D. dissertation, Northeastern Univ., Boston, MA, 1996.
5. J. Chen and M. Bayoumi, "A 2-D DWT VLSI architecture for video compression," in Workshop VLSI Signal Processing VIII, Oct. 1995, pp. 303-312.
6. S.K. Rao and T. Kailath, "Architecture design for regular iterative algorithms," in Systolic Signal Processing Systems, E.E. Swartzlander, Jr. Ed. New York: Marcel Dekker, 1987, pp. 209-257.
7. D.I. Moldovan, "ADVIS: A software package for the design of systolic arrays," IEEE Trans. Comput.-Aided Design, vol. CAD-6, pp. 33-410, Jan. 1987.
8. P. Quinton and V. Van Dongen, "The mapping of linear recurrence equations on regular arrays," J. VLSI Signal Processing, vol. 1, no. 2, pp. 95-113, Oct. 1989.
9. M.V. Swaaij, J. Rosseel, F. Catthoor, and H.D. Man, "Synthesis of ASIC regular arrays for real-time image processing systems," J. VLSI Signal Processing, vol. 3, pp. 183-192, 1991.
10. S.Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ, Prentice-Hall, 1989.
11. J.A.B. Fortes and D. I. Moldovan, "Parallelism detection and transformation techniques useful for VLSI algorithms," Parallel Distributed Comput., vol. 2, pp. 277-301, 1985.
12. S. Rajopadhye, "Synthesizing systolic arrays with control signals from recurrence equations," Distributed Comput., vol. 3, pp. 88-105, 1988.
13. C. Chakrabarti and M. Vishwanath, "Efficient realizations of the discrete and continuous wavelet transforms: From single chip implementations to mappings on SIMD array computers," IEEE Trans. Signal Processing, vol. 43, pp. 759-771, Mar. 1995.
14. M. Vishwanath, R. Owens, and M.J. Irwin, "VLSI architectures for the discrete wavelet transform," IEEE Trans. Circuits Syst. II, pp. 310-316, May 1995.
15. K.K. Parhi and T. Nishitani, "VLSI architectures for discrete wavelet transforms," IEEE Trans. VLSI Syst., vol. 1, pp. 191-202, June 1993.
16. Aware Wavelet Transform Processor Preliminary. Cambridge, MA: Aware, 1992.
17. G. Knowles, "VLSI architecture for the discrete wavelet transform," Electron. Lett., vol. 26, no. 15, pp. 1184-1185, July 1990.
18. P.P. Vaidyanathan, Multirate Systems and Filter Banks. Englewood Cliffs, NJ: Prentice-Hall, 1993.
19. J. Bu, E.F. Deprettere, and L. Thiele, "Systolic array implemenation of nested loop programs," in Proc. IEEE Int. Conf. Appl. Specific Array Processors, 1990, pp. 31-412.
20. Y. Yaacoby and P. Cappello, "Converting affine recurrence equations to quasiuniform recurrence equations," in Proc. VLSI Algorithms and Architectures, AWOC, 1988, vol. 319, pp. 319-328.
21. W. Shang and J.A.B. Fortes, "On time mapping of uniform dependence algorithms into lower dimensional processor arrays," IEEE Trans. Parallel Distrib. Syst., vol. 3, pp. 350-363, 1992.
22. J. Fridman and E. Manolakos, "On the synthesis of regular VLSI architectures for the 1-D discrete wavelet transform," in Proc. SPIE Wavelet Appl. Signal Image Processing II, July 1994, pp. 91-104.
23. J. Fridman and E.S. Manolakos, "Distributed memory and control VLSI architectures for the 1-D discrete wavelet transform," in Proc. VLSI Signal Processing VII, Oct. 1994, pp. 388-397.
24. J. Teich and L. Thiele, "Control generation in the design of processor arrays," J. VLSI Signal Processing, pp. 77-92, Mar. 1991.
25. A. Schrijver. Theory of Linear and Integer Programming. New York: Wiley, 1986.
26. J. Fridman and E. Manolakos, "On the scalability of 2-D discrete wavelet transform algorithms," Multidimensional Syst. Signal Processing, vol. 8, pp. 185-217, 1997.