SCOPUS 정보 검색 플랫폼

Journal of VLSI Signal Processing

Volumn 3, Issue 1-2, 1991, Pages 77-92

Control generation in the design of processor arrays

(2) Teich, Jürgen a Thiele, Lothar a

a SAARLAND UNIVERSITY (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; COMPUTER PROGRAMMING--ALGORITHMS; CONTROL SYSTEMS;

CONFIGURABLE ARRAYS; CONTROL SIGNALS; PROCESSOR ARRAYS; SYSTOLIC ARRAYS;

SIGNAL PROCESSING;

EID: 0026171253 PISSN: 09225773 EISSN: 1573109X Source Type: Journal
DOI: 10.1007/BF00927836 Document Type: Article

Times cited : (28)

References (39)

1
- 84936307750
- H. Kung, “Let's design algorithms for VLSI system,” in Proc. Caltech Conf. on VLSI, 1979, pp. 65–90.

2
- 28244469617
- Prentice Hall, Englewood Cliffs, NJ
- (1987) VLSI Processor Arrays
- Kung, S.Y.¹

3
- 84936326793
- H. Kung and C. Leiserson, “Systolic arrays for VLSI,” in SIAM Sparse Matrix Proceedings, Philadelphia, 1978, pp. 245–282.

4
- 84936372482
- U. Schwiegelshohn and L. Thiele, “One- and two-dimensional arrays for least squares problems,” in IEEE Conf. on Acoust. Speech Signal Processing, Dallas, 1987, pp. 791–794.

5
- 0023362555
- A systolic array for cyclicby-rows Jacobi algorithms
- (1987) Journal of Parallel and Distributed Computing , vol.4 , pp. 334-340
- Schweigelshohn, U.¹ Thiele, L.²

6
- 0024716618
- Linear processor arrays for matrix computations
- (1989) J. on Parallel and Distributed Computing , vol.7 , pp. 28-39
- Schwiegelshohn, U.¹ Thiele, L.²

7
- 84936339695
- L. Thiele, “Computational arrays for Jacobi algorithms,” in SVD and Signal Processing, North Holland Pub., 1988, pp. 369–383.

8
- 84936306356
- L. Guibas, H. Kung, and C. Thompson, “Direct VLSI implementation of combinatorial algorithms,” in Proc. Conf. on VLSI: Architecture, Design and Fabrication, 1979, pp. 509–525.

9
- 84936372876
- M. Huber, “A systolic processor chip dedicated to the shortest path problem,” in Proceedings of COMPEURO 87, Hamburg, 1987, pp. 500–501.

10
- 84936358612
- U. Schwiegelshohn and L. Thiele, “A systolic array for the assignment problem,”IEEE Trans. Computers, 1988, pp. 1422–1425.

11
- 84936344144
- S.K. Rao and T. Kailath, “Systematic design of special purpose processor arrays,”Proceedings of the IEEE, 1987.

12
- 84936343629
- P. Quinton, “Automatic synthesis of systolic arrays from uniform recurrent equations,” in The IEEE/ACM 11th Annual Int'l Symp. on Computer Architecture, Ann Arbor, MI, 1984, pp. 208–214.

13
- 84936316154
- S.K. Rao, Regular iterative algorithms and their implementations on processor arrays. PhD thesis, Stanford University, 1985.

14
- 84936303720
- W.L. Miranker and A. Winkler, “Space-time representation of computational structures,”Computing, 1984, pp. 93–114.

15
- 84936317605
- D.I. Moldovan, “On the design of algorthms for VLSI systolic arrays,”Proceedings of the IEEE, 1983, pp. 113–120.

16
- 84936331326
- J. Annevelink and P. Dewilde, “HIFI: A functional design system for VLSI processing arrays,” in Proc. Int'l Conf. on Systolic Arrays, San Diego, 1988, pp. 433–452.

17
- 84936351955
- L. Thiele, “On the hierarchical design of VLSI processor arrays,” in IEEE Symp. on Circuits and Systems, Helsinki, 1988, pp. 2517–2520.

18
- 84936333171
- A. Benani and Y. Robert, “Spacetime-minimal systolic arrays for Gaussian elimination and the Algebraic Path Problem,” Report from the Ecole Normale Superieure de Lyon, vol. 9, 1990.

19
- 51249179268
- Parallel Algorithms/Architectures for Neural Networks
- (1989) Journal of VLSI Signal Processing , vol.1 , pp. 221-251
- Hwang, J.¹ Kunk, S.²

20
- 84936316511
- M. Chen and K. Yao, “On realization and implementation of Kalman filtering systolic arrays,” in Proceedings of John Hopkins Workshop, 1987.

21
- 0022482205
- Partitioning and mapping of algorithms into fixed size systolic arrays
- (1986) IEEE Trans. Computers , vol.35 , pp. 1-12
- Moldovan, D.I.¹ Fortes, R.A.B.²

22
- 84936336682
- H. Nelis, E.F. Deprettere, and J. Bu, “Automatic design and partitioning of algorithms for VLSI systolic/wavefront arrays,” in Proc. SPIE Conference, San Diego, 1987.

23
- 84936345353
- Y.Wong and J.M. Delosme, “Broadcase removal in systolic algorithms,” in Proc. of Int'l Conf. on Systolic Arrays, San Diego, 1988, pp. 403–412.

24
- 0043059705
- On the localization of algorithms for VLSI processor arrays
- IEEE Press, New York
- (1989) VLSI Signal Processing III , pp. 459-470
- Roychowdhury, V.¹ Thiele, L.² Rao, S.K.³ Kailath, T.⁴

25
- 0025771705
- Systolic array implementation of nested loop programs
- IEEE Computer Society Press, Princeton, NJ
- (1990) Application Specific Array Processors , pp. 31-43
- Bu, J.¹ Thiele, L.² Deprettere, E.³

26
- 84936359451
- L. Thiele, “On the design of piecewise regular processor arrays,” in Proc. IEEE Symp. on Circuits and Systems, Portland, 1989, pp. 2239–2242.

27
- 0024716195
- Synthesizing Minimum Total Expansion Topologies for Reconfigurable Interconnection Networks
- (1989) Journal of Parallel an Distributed Computing , vol.7 , pp. 178-199
- Smitley, D.¹ Lee, I.²

28
- 38249024874
- A Reconfigurable Fully Parallel Associative Processor
- (1989) Journal of Parallel and Distributed Computing , vol.6 , pp. 69-89
- Schierson, I.¹ Ilgen, S.²

29
- 84936354283
- C.H. Chu, “A Model for an Intelligent Operating System for Executing Image Understanding Tasks on a Reconfigurable Architecture,”Journal of Parallel and Distributed Computing, vol. 6, 89, pp. 598–622.

30
- 0025235180
- A Taxonomy of Reconfiguration Techniques for Fault-Tolerant Processor Arrays
- (1990) Computer , vol.23 , pp. 55-69
- Chean, M.¹ Fortes, J.²

31
- 84936352258
- P. Frison, D. Lavenier, H. Leverge, and P. Quinton, “MICS-MACS: A VLSI Programmable Systolic Architecture,” in Proc. Int. Conf. Systolic Arrays, 1989, pp. 146–155.

32
- 84936311007
- O. Menzilcioglu, H.T. Kung, and S.W. Song, “A Highly Configurable Architecture for Systolic Arrays of Powerful Processors,” in Proc. Int. Conf. Systolic Arrays, 1989, pp. 165–165.

33
- 84936336860
- L. Snyder, “Introduction to the Configurable, Highly Parallel Computer,”Computer, 1982, pp. 47–56.

34
- 84936345893
- The Instruction Systolic Array and its relation to other models of Parallel Computers
- North-Holland, Amsterdam
- (1985) Proceedings Parallel Computing
- Kunde, M.¹ Lang, H.W.² Schimmler, M.³ Schroeder, H.⁴

35
- 84936362183
- S. Rajopadhye and R. Fujimoto, “Systolic array synthesis by static analysis of program dependencies,” in Proc. of Parallel Architectures and Languages Europe J. Bakker, A. Nijman, and P. Treleaven, eds., Springer Verlag, 1987, pp. 295–310.

36
- 0004159094
- Addison-Wesley, Reading, MA
- (1988) Parallel Program Design
- Chandy, K.¹ Misra, J.²

37
- 0023984385
- Regular iterative algorithms and their implementations on processor arrays
- (1988) Proceedings of the IEEE , vol.6 , pp. 259-282
- Rao, S.K.¹ Kailath, T.²

38
- 84936329893
- M. Huber, J. Teich, and L. Thiele, “Design of configurable processor arrays (invited paper),“ in Proc. IEEE Int. Symp. Circuits and Systems, New Orleans, 1990, pp. 970–973.

39
- 0003586442
- John Wiley, New York
- (1988) Interger and combinatorial optimization
- Nemhauser, G.¹ Wolsey, L.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.