A case study in computer-aided co-design of embedded controllers

Design Automation for Embedded Systems

Volumn 1, Issue 1-2, 1996, Pages 51-67

  Chiodo, Massimiliano ^a   Engels, Daniel ^b   Giusto, Paolo ^c   Hsieh, Harry ^d   Jurecska, Attila ^c   Lavagno, Luciano ^e   Suzuki, K E I ^f   Sangiovanni Vincentelli, Alberto ^d  

^a CADENCE DESIGN SYSTEMS   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^c Magneti Marelli SpA   (Italy)

^d UNIVERSITY OF CALIFORNIA   (United States)

^e POLITECNICO DI TORINO   (Italy)

^f HITACHI LTD   (Japan)

Author keywords

Finite State Machine representation; Formal verification; Hardware synthesis; Hardware software co design; Software synthesis

Indexed keywords

AUTOMOBILE ELECTRONIC EQUIPMENT; COMPUTER AIDED DESIGN; COMPUTER CONTROL SYSTEMS; COMPUTER HARDWARE; COMPUTER SOFTWARE; FINITE AUTOMATA; SHOCK ABSORBERS; SPECIFICATIONS; SYSTEMS ANALYSIS;

AUTOMOTIVE AUTOMOTIVE; EMBEDDED CONTROLLERS; FORMAL VERIFICATION; HARDWARE SYNTHESIS; HIGH LEVEL LANGUAGE SPECIFICATION; SOFTWARE SYNTHESIS;

COMPUTER AIDED SOFTWARE ENGINEERING;

EID: 0029737265     PISSN: 09295585     EISSN: None     Source Type: Journal    
DOI: 10.1007/BF00134683     Document Type: Article

References (21)

1. F. Balarin and A. Sangiovanni-Vincentelli. A verification strategy for timing-constrained systems. In Proceedings of the Fourth Workshop on Computer-Aided Verification, pages 148-163, 1992.
2. G. Berry, P. Couronné, and G. Gonthier. The synchronous approach to reactive and real-time systems. IEEE Proceedings, 79, September 1991.
3. F. Boussinot and R. de Simone. The ESTEREL language. Proceedings of the IEEE, 79(9):1293-1304, September 1991.
4. J. Buck, S. Ha, E.A. Lee, and D.G. Masserschmitt. Ptolemy: a framework for simulating and prototyping heterogeneous systems. Interntional Journal of Computer Simulation, special issue on Simulation Software Development, January 1990.
5. M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli. A formal specification model for hardware/software codesign. Technical Report UCB/ERL M93/48, U.C. Berkeley, June 1993.
6. P. Chou, R. Ortega, and G. Borriello. Synthesis of hardware/software interface in microcontroller-based systems. In Proceedings of the International Conference on Computer-Aided Design, November 1992.
7. CISI Ingenierie, Agence Provence Est, Les Cardoulines B1 06560 Valbonne, France. Esterel V-3, Language Reference Manual, 1988.
8. CISI Ingenierie, Agence Provence Est, Les Cardoulines B1 06560, Valbonne, France. Esterel V-3, Debug Format Manual, 1988.
9. D. Drusinski and D. Har'el. Using statecharts for hardware description and synthesis. IEEE Transactions on Computer-Aided Design, 8(7), July 1989.
10. D. Engels. Real-time task level scheduling in the POLIS co-design environment. Master's thesis, U.C. Berkeley, 1995.
11. R. K. Gupta, C. N. Coelho Jr., and G. De Micheli. Synthesis and simulation of digital systems containing interacting hardware and software components. In Proceedings of the Design Automation Conference, June 1992.
12. Z. Har'El and R. Kurshan. Cospan user's guide. Technical report, AT&T Technical Report, October 1987.
13. D. Harrison. Vem : interactive graphics for oct. Master's thesis, U. C. Berkeley, 1989.
14. C.I. Liu and J.W. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. Journal of the Association for Computing Machinery, 20(1):46-61, January 1973.
15. M.C. McFarland, T.J. Kowalski, and M.J. Peman. Language and formal semantics of the specification system CPA. In Proceedings of the International Workshop on Hardware-Software Codesign, September 1992.
16. C. Y. Park and A. C. Shaw. Experiments with a program timing tool based on source-level timing schema. IEEE Computer, 24(5):48-57, 1991.
17. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical Report UCB/ERL M92/4I, U.C. Berkeley, May 1992.
18. T. Shiple, A. Aziz, F. Balarin, S. Cheng, R. Hojati, T. Kam, S. Krishnan, V. Singhal, H. Wang, R. Brayton, and A. Sangiovanni-Vincentelli. Formal design verification of digital systems. In Proceedings of TECHCON, 1993.
19. M. B. Srivastava and R. W. Brodersen. Rapid-prototyping of hardware and software in a unified framework. In Proceedings of the International Conference on Computer-Aided Design, November 1991.
20. C. E. Stroud. Problems associated with hardware implementation of software algorithms using behavioral model synthesis. In Proceedings of the International Workshop on Hardware-Software Codesign, September 1992.
21. N. Woo, W. Wolf, and A. Dunlop. Compilation of a single specification into hardware and software. In Proceedings of the International Workshop on Hardware-Software Codesign, September 1992.