Integration of a power supply for system-on-chip

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E80-A, Issue 2, 1997, Pages 276-282

  Matsumoto, Satoshi ^a   Mino, Masato ^a   Yachi, Toshiaki ^a  

^a NTT CORPORATION   (Japan)

Author keywords

Power IC; Power supply; SOI; System on chip; Thin film magnetic device

Indexed keywords

DIGITAL SIGNAL PROCESSING; ELECTRIC CONVERTERS; LSI CIRCUITS; MAGNETIC THIN FILM DEVICES; SILICON ON INSULATOR TECHNOLOGY; SUBSTRATES;

BURIED OXIDE LAYER; SYSTEM ON CHIP INTEGRATION;

POWER SUPPLY CIRCUITS;

EID: 0031072014     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (24)

1. R.-H. Yan, D. Monroe, J. Weis, A. Mujtaba, and E. Westerwick, "Reducing operating voltage from 3, 2, to 1 volt and below-Challenges and guidelines for possible solutions," Tech. Dig. of IEDM'95, Washington D. C., pp. 55-58, 1995.
2. E.P. Harris, "Portable technology: A system perspective," IEDM'95 short course text, Washington D. C., 1995.
3. B.M. Murari, "Power integrated circuits: Problems, tradeoffs, and solutions," Journal of Solid State circuits, vol. SC-13, no. 3, pp. 307-319, 1978.
4. B. Murari, "Smart power technology and the evolution from protective umbrella to completed system," Tech. Dig. of IEDM'95, Washington D. C., pp. 9-15, 1995.
5. A. Andreini, C. Contiero, and P. Golbiati, "A new integrated silicon gate technology combining bipolar linear, CMOS logic, and DMOS power parts," IEEE Trans. Electron Devices, vol. ED-33, no. 12, pp. 2025-2030, 1986.
6. B.J. Baliga, "Smart Power Technology: An Elephantine Opportunity," Tech. Dig. of IEDM'90, San Francisco, pp. 3-6, Dec. 1990.
7. B.D. Moore, "Regulator topologies standardize battery-powered systems," EDN, January 20, 1994, pp. 59-64, 1994.
8. R.S. Kagan and M. Chi, "Improving power supply efficiency with MOSFET synchronous rectifiers," Proc. of Powercon 9, D-4, 1982.
9. T. Serada, K. Tsukamoto, and T. Yachi, "Small, highly efficient battery type 1W class DC-DC converters," Proc. IPEC'95, Yokohama, pp. 417-421, 1995.
10. M. Mino, K. Tsukamoto, K. Yanagisawa, A. Tago, and T. Yachi, "A compact buck-converter using a thin-film inductor," Proc. of APEC'96, San Jose, pp. 422-426, 1996.
11. T. Okabe, K. Sakamoto, and K. Hoya, "Semi-well isolation-based intelligent power IC technology," Proc. ISPSD'88, Tokyo, pp. 96-100, 1988.
12. H. Funaki, Y. Yamaguchi, Y. Kawaguchi, Y. Terazaki, H. Mochizuki, and A. Nakagawa, "High voltage BICDMOS technology on bonded 2 μm SOI integrating vertical npn pnp, 60V-LDMOS and MPU, capable of 200°C operation," Tech. Dig. of IEDM'95, Washington D. C., pp. 967-970, 1995.
13. J.P. Colinge ed., "Silicon-on-Insulator Technology: Materials to VLSI," Kluwer Academic, 1991.
14. M. Yoshimi, M. Terauchi, A. Murakoshi, M. Takahashi, K. Matsuzawa, N. Shigyo, and Y. Ushiku, "Technology trend of silicon-on-insulator-Its advantages and problems to be solved," Tech. Dig. of IEDM'94, San Francisco, pp. 429-432, 1994.
15. J.P. Colinge, "Recent advance in SOI technology," Proc. IEDM'94, San Francisco, pp. 817-820, 1994.
16. Y. Kado, H. Inokawa, Y. Okazaki, T. Tsuchiya, Y. Kawai, M. Sato, Y. Sakakibara, S. Nakayama, H. Yamada, M. Kitamura, S. Nakashima, K. Nishimura, S. Date, M. Ino, K. Takeya, and T. Sakai, "Substantial advantages of fully-depleted CMOS/SIMOX devices as low-power high-performance VLSI components compared with its bulk-CMOS counterpart," Tech. Dig. of IEDM'95, Washington D. C., pp. 635-638, 1995.
17. S. Marchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker, "Realization of high breakdown voltage(>700 V)in thin SOI devices," Proc. ISPSD'91, Baltimore, pp. 31-35, 1991.
18. S. Matsumoto, I.-J. Kim, T. Sakai, T. Fukumitsu, and T. Yachi, "Device characteristics of a 30-V-class thin-film SOI power MOSFET," IEEE Trans. Electron Devices, vol. 43, no. 5, pp. 746-752, 1996.
19. S. Matsumoto and T. Yachi, "Fully depleted 30-V-class thin-film SOI power MOSFET," Tech. Dig. IEDM'95, Washington D. C., pp. 979-982, 1995.
20. T. Tsuchiya and T. Ohno, "New hot-carrier degradation mode in thin-film SOI nMOSFET's," IEEE Electron Device Letters, vol. 16, no. 10, pp. 427-429, 1995.
21. S. Matsumoto, H. Yaginuma, and T. Yachi, "Hot carrier effect of an ultra thin-film SOI power MOSFET," Ext. Abs. of SSDM'96, Yokohama, pp. 284-286, 1996.
22. S. Matsumoto, I.-J. Kim, and T. Yachi, "A new high-performance lateral insulated gate bipolar transistor formed on Quasi-SOI," IEEE Electron Device Letters, vol. 16, no. 9, pp. 402-404, 1995.
23. M. Mino, T. Yachi, A. Tago, K. Yanagisawa, and K. Sakakibara, "Planar microtransformer with monolithically-integrated diodes for micro-switching converters," IEEE Trans. Magn., no. 2, pp. 291-296, 1996.
24. F. Cardot, J. Gobet, M. Bogdanski, and F. Rodolf, "Microfabrication of high-density arrays of microelectromagnets with on-chip electronics," Proc. of 7th Int. Conf. on Solid-State Sensors and Actuators, pp. 32-35, 1993.