Performance evaluation of a reconfiguration-algorithm for memory arrays containing clustered faults

IEEE Transactions on Reliability

Volumn 45, Issue 2, 1996, Pages 274-284

  Blough, Douglas M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Bound algorithm; Branch ; Clustered fault model; Defect; Memory reconfiguration; Spare

Indexed keywords

CELLULAR ARRAYS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; DEFECTS; ELECTRONIC EQUIPMENT MANUFACTURE; OPTIMIZATION; PERFORMANCE; PROBABILITY; REPAIR;

BRANCH AND BOUND ALGORITHM; CLUSTERED FAULT MODEL; MEMORY ARRAYS; RECONFIGURATION ALGORITHM; SHI-FUCHS APPROXIMATION ALGORITHM;

ALGORITHMS;

EID: 0030166218     PISSN: 00189529     EISSN: None     Source Type: Journal    
DOI: 10.1109/24.510815     Document Type: Article

References (19)

1. st Int'l Symp. Fault-Tolerant Computing, 1991, pp 444-451.
2. D.M. Blough, A. Pelc, A clustered failure model for the memory array reconfiguration problem, IEEE Trans. Computers, vol 42, 1993 May, pp 518-528
3. H. Chernoff, A measure of asymptotic efficiency for tests of a hypothesis based on the sum of observations, Annals Mathematical Statistics, vol 23, 1952, pp 493-507.
4. W.K. Fuchs, M. Chang, Diagnosis and repair of large memories: A critical review and recent results' ', Proc. Int'l Workshop on Defect and Fault Tolerance in VLSI Systems, 1989, pp 213-225; Plenum Press.
5. T. Fuji, C. Heegard, Row/column replacement for the control of hard defects in semiconductor RAMs, IEEE Trans. Computers, vol C-35, 1986 Nov, pp 996-1000.
6. R.W. Haddad, A.T. Dahbura, Increased throughput for the testing and repair of RAMs with redundancy, Proc. IEEE Int'l Conf. Computer-Aided Design, 1987, pp 230-233.
7. T. Hagerup, C. Rub, A guided tour of Chernoff bounds, Information Processing Letters, vol 33, 1990 Feb, pp 305-308.
8. th Int'l Syrnp. Fault-Tolerant Computing, 1988, pp 348-353.
9. th Design Automation Conf, 1989, pp 710-713.
10. Z. Koren, I. Koren, A unified approach for yield analysis of defect tolerant circuits, Defect and Fault Tolerance in VLSI Systems, vol 2 (Stapper, Jain, Saucier, Eds), 1990; Plenum Press.
11. S.Y. Kuo, W.K. Fuchs, Efficient spare allocation in reconfigurablc arrays, IEEE Design & Test, 1987 Feb, pp 24-31.
12. th Int'l Symp. Fault-Tolerant Computing, 1988, pp 342-347.
13. F.J. Meyer, D.K. Pradhan, Modeling defect spatial distribution, IEEE Trans. Computers, vol 38, 1989 Apr, pp 538-546.
14. D.S. Mitrinovic, Analytic Inequalities, 1970; Springer-Verlag.
15. B. Murphy, Cost-size optima for monolithic integrated circuits, Proc. IEEE, vol 52, 1964 Dec, pp 1537-1545.
16. W. Shi, W.K. Fuchs, Probabilistic analysis and algorithms for reconfiguration of memory arrays, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol 11, 1992 Sep, pp 1153-1160.
17. C.H. Stapper, On yield, fault distributions, and clustering of particles, IBM J. Research & Development, vol 30, 1986 May, pp 326-338.
18. H. Taylor, S. Karlin, An Introduction to Stochastic Modeling, 1984; Academic Press.
19. C. Wey, F. Lombardi, On the repair of redundant RAMs, IEEE Trans. Computer-Aided Design, vol CAD-6, 1987 Mar, pp 222-231.