System exploration and synthesis from SDL of an ATM switch component

Proceedings - 12th Annual IEEE International ASIC/SOC Conference

Volumn , Issue , 1999, Pages 119-124

  Ykman Couvreur, Ch ^a   Lambrecht, J ^a   Verkest, D ^a   Svantesson, B ^b   Kumar, Sh ^b   Hemani, A ^b   Wolf, F ^c  

^a IMEC   (Belgium)

^b ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^c TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; DIGITAL STORAGE; HARDWARE; SPECIFICATIONS;

CONCURRENCY MANAGEMENT; DYNAMIC PROCESS; HARDWARE PROCESSOR; HARDWARE SYNTHESIS; OPTIMIZATION METHOD; STRINGENT CONSTRAINTS; SYSTEM SPECIFICATION; TIMING CONSTRAINTS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 77956035170     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASIC.1999.806488     Document Type: Conference Paper

References (33)

1. A. Alios. ATM in private networking: Tutorial. SNTEROP'93
2. F. Elalarin, M. Chiudo, P. Giusto, el ai. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Klmve. r Academic Publishers, June 1997.
3. I. Bolsens, H. Uc Man, II. tin, K, Van Rompaey, S. Vercauteren, and D. Vcrk-est. Hardware-software codesign of digital telecommunication systems. IEEE Pnwi'dmga, April 1997.
4. J. -Y. Lee Itoudec. The asynchronous transfer mode: a tutorial. Computer Networks and ISDN Systems, 24:279-309,1992.
5. J. Ouck, S. Ha, E. A. Lee, and D. G. Messerschrriitt. Ptolemy: A framework for simulating and prototyping heterogeneous systems. Journal of Computer Simulation, special issue on Simulation Sofhuttre Development, December 1991.
6. Cat moor, U Verkest, and E. Brockmeyer. Proposal for unified system design meta flow in task-level and instruction-level design technology research for multi-media applications. International Sympopsittm on System Synthesis, 1998.
7. P. Chun, K. Ortega, and G, Borriello. The Chinook hardware/software cosyn-thesis system, international 111IX/ACM Symposium on System U'vel Synthesis, September 1995.
8. J. I., da Silva, F. Catthoor, D. Verkest, and H. De Man. Power exploration for dynamic data types through virtual memory management refinement. ISf. PED, Monterey/California, USA, August 1998.
9. J. T., da Silva, Ctt Ykman-Cuuvreur, M. Miranda, K. Crocs, S, Wuytack, G. do Jong, F. Catthoor, O Veriest, P. Six, and H. De Man, Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer. Design Automation Conference, June 1998. '
10. K. Danckaert, V. Catthoor, and 11 De Man. System level memory optimization for hard ware-soft ware codesign. international Workshop on HariUonrv/Softioan-Coiksn, 55-59, March 1997
11. J. M. Daveau, C. E Marchioro, CA. Valderrama, and A. A. Jerraya, VHDL generation from SDL specific fit ions. CI tDL'97.
12. K. Ernst, J, Heiikel, and T. Benner. Hard ware-software cosynthesis /or microcontrollers. IEEE Design and Test of Computers, 10(4):64-75, December 1993.
13. K. Kuchcinaki et al. Embedded system synthesis by timing constraint solving, International Sympopsium ott System Synthesis, September 1997.
14. IX Gajski, F. Vahid, S. Narayan, and J. Jong. Specification and Design of Embedded Systems. Prentice Hall, Entfewoad Cliffs, N. f., 1994.
15. D. Hard. Stalemate: A working environment for the development of complex reactive systems. IEEE Transactions on Software Engineering, 16(4), April 1990
16. M. Hcddes, A Hardware/Software Codesign Strategy for the Implementator of High-Speed Protocols, PhD thesis, Technische Univcrsiteii Eindhoven, 1995.
17. R. Helaihel and K. Olukotun. JAVA as a specification language far hardware-software systems. International Conference on Computer-Aided Design, 690-697, November 1997.
18. A. Hemani, T. Lazraq, A. Postula, B. Svantesson, and H. Tenhunen. Design oi operation and maintenance part of the atm protocol, journal on Communications, Hungarian Scientific Society for Telecommunications, special issue on ATM networks. 1995.
19. A. Hemani, B. Svantesson, P. Ellervec, et al. High-level synthesis of control and memory intensive communication systems. IEEE ASIC Conference and Exhibit, September 1995.
20. K. 1 liguchi and K. Shirakawa. Innovative system-level design environment based on FORM for transport processing system. Design, Automation, and Tesi in Europe, 1998
21. ITU-T Telecommunication Standardization sector of ITU Recommendation J. 361 E610.
22. D. Lidsky and J. Rabaey, Early power exploration - a world wide web application. Design Automation Conference, 27-32, June 1996.
23. J. Madsen, J. Grode, P. V. Knudsen, MM. Petersen, and A. Haxthausen. Lycos: the Lyngby co-synthesis system- Design Automation for Embedded Systems, Khmer Academeic Publishers, 2(2): 195-235,1997.
24. P. Schaumont, S. Vernalde, et al. A programming environment for the design of complex high speed asics. Design Automation Conference, June 1998.
25. A. Seawright, U. Holtmann, W. Meyer, B. Fangrle, K. Verbrugghc, and J. Buck, A system for compiling and debugging structured data processing controllers, European Design Automation Conference with WRO-VHDL, 86-91,1996
26. B. Svantesson, Sh. Kumar, and A. Hemani, An efficient scheme for hardware implementation of processes with multiple active instances. NORCIIIP'97, Tallin, Estonia, November 1997.
27. II. Svantesson, Sh, Kumar, and A, Hemani. A methodology and algorithms for efficient interprocess communication synthesis from system descriptions in SDL. International Conference on VLSI Design, Chonnai, India, January 1998.
28. Y. Therasso, G. Petit, and M Delvaux. VLSI architecture of a SDMS/ATM router, Annates des Telecommunications, 48(3-4), 1993.
29. P. H. A. van der Putten et al. Object-oriented co-design for hardware/software systems. EUROM1CRQ, 1995.
30. D, Verkest, J. C'ockx, F. Potargcnt, and G. de Jong. On the use of C++ for system-on-chip design, IEEE Computer Society Annual Workshop on VLSI, April 1999.
31. S, Wuytack, F, Catthoor, and H. De Man. Transforming set data types to power optimal data structures. IEEE Transactions on Computer Aided Design, 15(6):619-628, June 1996.
32. Ye and R. Ernst. Embedded program timing analysis based on clustering and architecture classification. International Conference on Computer-Aided Design, 1997.
33. J, Young, J. MacDonald, M. Shilman, A, Tabbara, P. Hilfinger, and R. Newton Design and specification of embedded systems in JAVA using successive, formal refinement. Design Automation Conference, 70-75, June 1998