|
Volumn , Issue , 1996, Pages 122-128
|
Sequencing run-time reconfigured hardware with software
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER HARDWARE;
COMPUTER SOFTWARE;
IMAGE CODING;
IMAGE PROCESSING;
LOGIC GATES;
NEURAL NETWORKS;
PROGRAM PROCESSORS;
SOFTWARE ENGINEERING;
APPLICATION SPECIFIC FUNCTIONS;
CUSTOM HARDWARE;
DYNAMIC INSTRUCTION SET PROCESSOR;
FIELD PROGRAMMABLE GATE ARRAYS;
PARTITIONING;
RUN TIME RECONFIGURATION SYSTEMS;
SEQUENTIAL CIRCUITS;
|
EID: 0029725184
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/228370.228388 Document Type: Conference Paper |
Times cited : (38)
|
References (12)
|