Uneven memory regulation for scheduling IMA applications on multi-core platforms

Real-Time Systems

Volumn 55, Issue 2, 2019, Pages 248-292

  Awan, Muhammad Ali ^a   Souto, Pedro F ^b   Akesson, Benny ^c   Bletsas, Konstantinos ^a   Tovar, Eduardo ^a  

^a POLYTECHNIC INSTITUTE OF PORTO   (Portugal)

^b UNIVERSITY OF PORTO   (Portugal)

^c TNO   (Netherlands)

Author keywords

IMA applications; Real time scheduling; Safety critical systems; Server based scheduling; Single core equivalence; Uneven memory bandwidth

Indexed keywords

BANDWIDTH; BUDGET CONTROL; COMPUTATION THEORY; CRITICALITY (NUCLEAR FISSION); DYNAMIC RANDOM ACCESS STORAGE; INTEGER PROGRAMMING; MAPPING; MEMORY ARCHITECTURE; REAL TIME SYSTEMS; SAFETY ENGINEERING; SCHEDULING;

MEMORY BANDWIDTHS; REAL - TIME SCHEDULING; SAFETY CRITICAL SYSTEMS; SERVER-BASED; SINGLE CORE EQUIVALENCE;

MULTITASKING;

EID: 85056751244     PISSN: 09226443     EISSN: 15731383     Source Type: Journal    
DOI: 10.1007/s11241-018-9322-y     Document Type: Article

References (28)

1. Avionics Application Software Standard Interface, Part 1, Required Services, ARINC SPECIFICATION653P1-3 ed., AERONAUTICAL RADIO, INC. (2010)
2. Awan MA (2016) Source code. http://webpages.cister.isep.ipp.pt/~maan/MemoryReservation.zip
3. Baruah S, Burns A (2006) Sustainable scheduling analysis. In: Proceedings of the 27th IEEE real-time systems symposium. pp 159–168
4. Baruah S, Mok A, Rosier L (1990) Preemptively scheduling hard-real-time sporadic tasks on one processor. In: Proceedings of the 11th IEEE real-time systems symposium
5. Behnam M, Inam R, Nolte T, Sjödin M (2013) Multi-core composability in the face of memory-bus contention. ACM SIGBED Rev. 10(3):35–42
6. Bini E, Buttazzo G (2009) Measuring the performance of schedulability tests. J Real-Time Syst 30(1–2):129–154
7. Brandenburg B (2011) Scheduling and locking in multiprocessor real-time operating systems. Ph.D. Dissertation, Department of Computer Science University of North Carolina at Chapel Hill
8. Certification authorities software team (cast), position paper (cast-32) multicore processors, Certification authorities in North and South America, Europe, and Asia (2014)
9. Coelho PLC (2013) Linearization of the product of two variables. http://www.leandro-coelho.com/linearization-product-variables/
10. Davis RI, Burns A (2009) Priority assignment for global fixed priority pre-emptive scheduling in multiprocessor real-time systems. In: Proceedings of the 30th IEEE Real-Time Systems Symposium. pp 398–409
11. Flodin J, Lampka K, Yi W, (2014) Dynamic budgeting for settling dram contention of co-running hard and soft real-time tasks. In: 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES). pp 151–159
12. Grant M (2015) How to linearize this constraint a summation of a product of a integer with a binary. http://math.stackexchange.com/questions/1328817/how-to-linearize-this-constraint-a-summation-of-a-product-of-a-integer-with-a-bi
13. Inam R, Mahmud N, Behnam M, Nolte T, Sjodin M (2014) Multi-core composability in the face of memory-bus contention. In: Applications symposium
14. Liu J (2000) Real-time systems. Prentice Hall, New Jersey
15. Mancuso R, Dudko R, Betti E, Cesati M, Caccamo M, Pellizzoni R (2013) Real-time cache management framework for multi-core architectures. In: 19th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). pp 45–54
16. Mancuso R, Pellizzoni R, Caccamo M, Sha L, Yun H (2015) WCET(m) estimation in multi-core systems using single core equivalence. In: Proceedings of the 27th Euromicro conference on real-time systems. pp 174–183
17. Nowotsch J, Paulitsch M, Buhler D, Theiling H, Wegener S, Schmidt M, (July, (2014) Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In: 2014 26th Euromicro conference on IEEE real-time systems (ECRTS). pp 109–118
18. Pellizzoni R, Yun H (2016) Memory servers for multicore systems. In: 2016 IEEE real-time and embedded technology and applications symposium (RTAS). pp 97–108
19. RTCA, Inc. (2005) Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations. U.S. Dept. of Transportation, Federal Aviation Administration
20. RTCA, Inc. (2012) RTCA/DO-178C. U.S. Dept. of Transportation, Federal Aviation Administration
21. RTCA, Inc. (2012) RTCA/DO-254. U.S. Dept. of Transportation, Federal Aviation Administration
22. Sha L, Caccamo M, Mancuso R, Kim J-E, Yoon M-K, Pellizzoni R, Yun H, Kegley R, Perlman D, Arundale G, Richard B et al (2014) Single core equivalent virtual machines for hard realtime computing on multicore processors. Univ. Tech. Rep, Urbana Champaign
23. Sousa PB, Bletsas K, Tovar E, Souto P, Åkesson B (2014) Unified overhead-aware schedulability analysis for slot-based task-splitting. J Real Time Syst 50(5–6):680–735
24. Souto P, Sousa P, Davis R, Bletsas K, Tovar E (2015) Overhead-aware schedulability evaluation of semi-partitioned real-time schedulers. In: Proceedings of the 21st IEEE conference on embedded and real-time computing and applications. pp 110–121
25. Yao G, Yun H, Wu ZP, Pellizzoni R, Caccamo M, Sha L (2016) Schedulability analysis for memory bandwidth regulated multicore real-time systems. IEEE Trans Comput 65(2):601–614
26. Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2012) Memory access control in multiprocessor for real-time systems with mixed criticality. In: 2012 24th Euromicro IEEE conference on real-time systems (ECRTS). pp 299–308
27. Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2013) Memguard: memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: Proceedings of the 19th IEEE real-time and embedded technology and applications symposium, pp 55–64
28. Yun H, Mancuso R, Wu Z-P, Pellizzoni R (2014) PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: Proceedings of the 20th IEEE real-time and embedded technology and applications symposium. pp 155–166