Dynamic budgeting for settling DRAM contention of co-running hard and soft real-time tasks

Proceedings of the 9th IEEE International Symposium on Industrial Embedded Systems, SIES 2014

Volumn , Issue , 2014, Pages 151-159

  Flodin, Jonas ^a   Lampka, Kai ^a   Yi, Wang ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CONCURRENCY CONTROL; DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; REAL TIME SYSTEMS; SOFTWARE ARCHITECTURE;

EMPIRICAL EVALUATIONS; HARD REAL-TIME TASK; MEMORY CONTROLLER; MULTICORE ARCHITECTURES; PERFORMANCE DEGRADATION; RUNTIME MONITORING; SOFT REAL-TIME APPLICATIONS; TIMING CONSTRAINTS;

BUDGET CONTROL;

EID: 84906705344     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIES.2014.6871199     Document Type: Conference Paper

References (18)

1. L. Abeni and G. Buttazzo. Integrating multimedia applications in hard real-time systems. In Real-Time Systems Symposium, 1998. Proceedings., The 19th IEEE, pages 4-13, 1998.
2. M. Behnam, R. Inam, T. Nolte, and M. Sjödin. Multi-core composability in the face of memory-bus contention. SIGBED Rev., 10(3):35-42, Oct. 2013.
3. Z. Deng, J. W. S. Liu, and J. Sun. A scheme for scheduling hard realtime applications in open system environment. In Real-Time Systems, 1997. Proceedings., Ninth Euromicro Workshop on, pages 191-199, 1997.
4. EEMBC. http://www.eembc.org/.
5. X. Feng and A. Mok. A model of hierarchical real-time virtual resources. In Real-Time Systems Symposium, 2002. RTSS 2002. 23rd IEEE, pages 26-35, 2002.
6. Fiasco. OC. 1/os.inf.tu-dresden.de/fiasco/.
7. G. Giannopoulou, K. Lampka, N. Stoimenov, and L. Thiele. Timed model checking with abstractions: Towards worst-case response time analysis in resource-sharing manycore systems. In Proc. International Conference on Embedded Software (EMSOFT), pages 63-72, Tampere, Finland, Oct 2012. ACM.
8. S. Goossens, B. Akesson, and K. Goossens. Conservative open-page policy for mixed time-criticality memory controllers. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE '13, pages 525-530, San Jose, CA, USA, 2013. EDA Consortium.
9. W. Jing. Performance isolation for mixed criticality real-time system on multicore with xen hypervisor. Master's thesis, Uppsala University, Department of Information Technology, 2013.
10. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. Bus-aware multicore wcet analysis through tdma offset bounds. In 23rd Euromicro Conference on Real-Time Systems (ECRTS), pages 3-12, 2011.
11. H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. R. Rajkumar. Bounding memory interference delay in cots-based multicore systems. Technical report.
12. P. Kumar, N. Stoimenov, and L. Thiele. An algorithm for online reconfiguration of resource reservations for hard real-time systems. In Proc. of 24th Euromicro Conference on Real-Time Systems (ECRTS 2012), pages 245-254, Pisa, Italy, Jul 2012. IEEE.
13. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In Proceedings of the 27th annual international symposium on Computer architecture, ISCA '00, pages 128-138, New York, NY, USA, 2000. ACM.
14. J. Rosn, A. Andrei, P. Eles, and Z. Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In Real-Time Systems Symposium, 2007. RTSS 2007. 28th IEEE International, pages 49-60, 2007.
15. J. K. Strosnider, J. P. Lehoczky, and L. Sha. The deferrable server algorithm for enhanced aperiodic responsiveness in hard real-time environments. IEEE Trans. Comput., 44(1):73-91, Jan. 1995.
16. R. Wilhelm and B. Wachter. Abstract interpretation with applications to timing validation. In A. Gupta and S. Malik, editors, CAV, volume 5123 of LNCS, pages 22-36. Springer Verlag, 2008. Princeton, NJ, USA.
17. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memory access control in multiprocessor for real-time systems with mixed criticality. In Real-Time Systems (ECRTS), 2012 24th Euromicro Conference on, pages 299-308, 2012.
18. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In Real-Time and Embedded Technology and Applications Symposium (RTAS), 2013 IEEE 19th, pages 55-64, 2013.