-
1
-
-
0004072686
-
-
Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA
-
Alfred V. Aho, Ravi Sethi, and Jeffrey D. Ullman. 1986. Compilers: Principles, Techniques, and Tools. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA.
-
(1986)
Compilers: Principles, Techniques, and Tools
-
-
Aho, A.V.1
Sethi, R.2
Ullman, J.D.3
-
5
-
-
84989911785
-
Contention-Free Execution of Automotive Applications on a Clustered Many-Core Platform
-
Matthias Becker, Dakshina Dasari, Borislav Nicolic, Benny Åkesson, Vincent Nélis, and Thomas Nolte. 2016. Contention-Free Execution of Automotive Applications on a Clustered Many-Core Platform. In 28th Euromicro Conference on Real-Time Systems (ECRTS’16).
-
(2016)
28th Euromicro Conference on Real-Time Systems (ECRTS’16)
-
-
Becker, M.1
Dasari, D.2
Nicolic, B.3
Åkesson, B.4
Nélis, V.5
Nolte, T.6
-
6
-
-
85055007860
-
Formally verified optimizing compilation in ACG-based flight control software
-
Toulouse, France
-
Ricardo Bedin França, Sandrine Blazy, Denis Favre-Felix, Xavier Leroy, Marc Pantel, and Jean Souyris. 2012. Formally verified optimizing compilation in ACG-based flight control software. In ERTS2 2012: Embedded Real Time Software and Systems. Toulouse, France.
-
(2012)
ERTS2 2012: Embedded Real Time Software and Systems
-
-
França, R.B.1
Blazy, S.2
Favre-Felix, D.3
Leroy, X.4
Pantel, M.5
Souyris, J.6
-
7
-
-
51349161119
-
The synchronous approach to reactive and real-time systems
-
Kluwer Academic Publishers
-
Albert Benveniste and Gérard Berry. 2001. The synchronous approach to reactive and real-time systems. In Readings in hardware/software co-design. Kluwer Academic Publishers.
-
(2001)
Readings in Hardware/Software Co-Design
-
-
Benveniste, A.1
Berry, G.2
-
9
-
-
85022163068
-
Lustre: A Declarative Language for Programming Synchronous Systems
-
Paul Caspi, Daniel Pilaud, Nicolas Halbwachs, and John Plaice. 1987. Lustre: A Declarative Language for Programming Synchronous Systems. In POPL. 178–188.
-
(1987)
POPL
, pp. 178-188
-
-
Caspi, P.1
Pilaud, D.2
Halbwachs, N.3
Plaice, J.4
-
10
-
-
85056715577
-
-
Retrieved from
-
CAST (Certification Authorities Software Team). 2016. Position Paper on Multicore Processors - CAST-32A. Retrieved from https://www.faa.gov/aircraft/air_cert/design_approvals/air_software/cast/cast_papers/media/cast-32A.pdf.
-
(2016)
Position Paper on Multicore Processors - CAST-32A
-
-
-
11
-
-
84958765375
-
Combined task- And network-level scheduling for distributed time-triggered systems
-
2016
-
Silviu S. Craciunas and Ramon Serna Oliver. 2016. Combined task- and network-level scheduling for distributed time-triggered systems. Real-Time Systems 52, 2 (2016), 161–200.
-
(2016)
Real-Time Systems
, vol.52
, Issue.2
, pp. 161-200
-
-
Craciunas, S.S.1
Oliver, R.S.2
-
12
-
-
85056743899
-
Bus-aware Static Instruction SPM Allocation for Multicore Hard Real-Time Systems
-
Dubrovnik, Croatia. Accepted for publication
-
Arno Luppold Dominic Oehlert and Heiko Falk. 2017. Bus-aware Static Instruction SPM Allocation for Multicore Hard Real-Time Systems. In In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS). Dubrovnik, Croatia. Accepted for publication.
-
(2017)
Proceedings of The 29th Euromicro Conference on Real-Time Systems (ECRTS)
-
-
Oehlert, A.L.D.1
Falk, H.2
-
13
-
-
84939295892
-
Predictable Flight Management System Implementation on a Multicore Processor
-
Guy Durrieu, Madeleine FaugÃĺre, Sylvain Girbal, Daniel Gracia PÃľrez, Claire Pagetti, and Wolfgang Puffitsch. 2014. Predictable Flight Management System Implementation on a Multicore Processor. In Proceedings of the 7th Conference on Embedded Real Time Software and Systems (ERTS’14).
-
(2014)
Proceedings of The 7th Conference on Embedded Real Time Software and Systems (ERTS’14)
-
-
Durrieu, G.1
FaugÃĺre, M.2
Girbal, S.3
PÃľrez, D.G.4
Pagetti, C.5
Puffitsch, W.6
-
16
-
-
85056720565
-
-
Esterel Technologies, Inc. 2012. SCADE Suite KCG C & ADA Code Generator. http://www.esterel-technologies.com/products/scade-suite/automatic-code-generation/scade-suite-kcg-ada-code-generator/.
-
(2012)
SCADE Suite KCG C & ADA Code Generator
-
-
-
17
-
-
78049529939
-
A compiler framework for the reduction of worst-case execution times
-
2010
-
Heiko Falk and Paul Lokuciejewski. 2010. A compiler framework for the reduction of worst-case execution times. Real-Time Systems 46, 2 (2010), 251–300.
-
(2010)
Real-Time Systems
, vol.46
, Issue.2
, pp. 251-300
-
-
Falk, H.1
Lokuciejewski, P.2
-
18
-
-
84893270804
-
Combining a high-level design tool for safety-critical systems with a tool for WCET analysis on executables
-
C Ferdinand, R Heckmann, T Le Sergent, D Lopes, B Martin, X Fornari, and F Martin. 2008. Combining a high-level design tool for safety-critical systems with a tool for WCET analysis on executables. In Embedded Real Time Software and Systems (ERTS2’12).
-
(2008)
Embedded Real Time Software and Systems (ERTS2’12)
-
-
Ferdinand, C.1
Heckmann, R.2
Le Sergent, T.3
Lopes, D.4
Martin, B.5
Fornari, X.6
Martin, F.7
-
23
-
-
84944699360
-
On the Scalability of Constraint Solving for Static/OffLine Real-Time Scheduling
-
Raul Gorcitz, Emilien Kofman, Thomas Carle, Dumitru Potop-Butucaru, and Robert de Simone. 2015. On the Scalability of Constraint Solving for Static/OffLine Real-Time Scheduling. In 13th International Conference Formal Modeling and Analysis of Timed Systems (FORMATS’15). 108–123.
-
(2015)
13th International Conference Formal Modeling and Analysis of Timed Systems (FORMATS’15)
, pp. 108-123
-
-
Gorcitz, R.1
Kofman, E.2
Carle, T.3
Potop-Butucaru, D.4
De Simone, R.5
-
24
-
-
85048807830
-
Parallel Code Generation of Synchronous Programs for a Many-core Architecture
-
Dresden, Germany
-
Amaury Graillat, Matthieu Moy, Pascal Raymond, and Benoît Dupont De Dinechin. 2018. Parallel Code Generation of Synchronous Programs for a Many-core Architecture. In Design, Automation and Test in Europe (DATE’18). Dresden, Germany.
-
(2018)
Design, Automation and Test in Europe (DATE’18)
-
-
Graillat, A.1
Moy, M.2
Raymond, P.3
De Dinechin, B.D.4
-
25
-
-
85037365254
-
-
Arne Hamann, Dakshina Dasari, Simon Kramer, Michael Pressler, Falk Wurst, and Dick Ziegenbein. 2017. WATERS Industrial Challenge 2017.
-
(2017)
WATERS Industrial Challenge 2017
-
-
Hamann, A.1
Dasari, D.2
Kramer, S.3
Pressler, M.4
Wurst, F.5
Ziegenbein, D.6
-
27
-
-
84971210534
-
-
IBM ILOG. 2014. CPLEX Optimization Studio. http://www.ibm.com/software/integration/ optimization/cplex-optimization-studio/.
-
(2014)
CPLEX Optimization Studio
-
-
-
32
-
-
85041009697
-
-
Retrieved from
-
Laurence H. Mutuel, Xavier Jean, Vincent Brindejonc, Anthony Roger, Thomas Megel, and E. Alepins. 2017. Assurance of Multicore Processors in Airborne Systems. Retrieved from http://www.tc.faa.gov/its/worldpac/techrpt/tc16-51.pdf.
-
(2017)
Assurance of Multicore Processors in Airborne Systems
-
-
Mutuel, L.H.1
Jean, X.2
Brindejonc, V.3
Roger, A.4
Megel, T.5
Alepins, E.6
-
34
-
-
79960066867
-
Multi-task Implementation of Multi-periodic Synchronous Programs
-
2011
-
Claire Pagetti, Julien Forget, Frédéric Boniol, Mikel Cordovilla, and David Lesens. 2011. Multi-task Implementation of Multi-periodic Synchronous Programs. Discrete Event Dynamic Systems 21, 3 (2011), 307–338.
-
(2011)
Discrete Event Dynamic Systems
, vol.21
, Issue.3
, pp. 307-338
-
-
Pagetti, C.1
Forget, J.2
Boniol, F.3
Cordovilla, M.4
Lesens, D.5
-
36
-
-
79957583292
-
A Predictable Execution Model for COTS-based Embedded Systems
-
Rodolfo Pellizzoni, Emiliano Betti, Stanley Bak, Gang Yao, John Criswell, Marco Caccamo, and Russell Kegley. 2011. A Predictable Execution Model for COTS-based Embedded Systems. In 17th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2011).
-
(2011)
17th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2011)
-
-
Pellizzoni, R.1
Betti, E.2
Bak, S.3
Yao, G.4
Criswell, J.5
Caccamo, M.6
Kegley, R.7
-
37
-
-
84997132417
-
Mapping Hard Real-time Applications on Many-core Processors
-
Quentin Perret, Pascal Maurère, Éric Noulard, Claire Pagetti, Pascal Sainrat, and Benoît Triquet. 2016. Mapping Hard Real-time Applications on Many-core Processors. In Proceedings of the 24th International Conference on Real-Time Networks and Systems (RTNS’16). 235–244.
-
(2016)
Proceedings of The 24th International Conference on Real-Time Networks and Systems (RTNS’16)
, pp. 235-244
-
-
Perret, Q.1
Maurère, P.2
Noulard, É.3
Pagetti, C.4
Sainrat, P.5
Triquet, B.6
-
38
-
-
84939259066
-
Off-line mapping of multi-rate dependent task sets to many-core platforms
-
2015
-
Wolfgang Puffitsch, Éric Noulard, and Claire Pagetti. 2015. Off-line mapping of multi-rate dependent task sets to many-core platforms. Real-Time Systems 51, 5 (2015), 526–565.
-
(2015)
Real-Time Systems
, vol.51
, Issue.5
, pp. 526-565
-
-
Puffitsch, W.1
Noulard, É.2
Pagetti, C.3
-
41
-
-
84995492942
-
Timing analysis enhancement for synchronous program
-
2015
-
Pascal Raymond, Claire Maiza, Catherine Parent-Vigouroux, Fabienne Carrier, and Mihail Asavoae. 2015. Timing analysis enhancement for synchronous program. Real-Time Systems 51, 2 (2015), 192–220.
-
(2015)
Real-Time Systems
, vol.51
, Issue.2
, pp. 192-220
-
-
Raymond, P.1
Maiza, C.2
Parent-Vigouroux, C.3
Carrier, F.4
Asavoae, M.5
-
42
-
-
84997428775
-
Response Time Analysis of Synchronous Data Flow Programs on a Many-Core Processor
-
Hamza Rihani, Matthieu Moy, Claire Maiza, Robert I. Davis, and Sebastian Alt-meyer. 2016. Response Time Analysis of Synchronous Data Flow Programs on a Many-Core Processor. In Proceedings of the 24th International Conference on Real-Time Networks and Systems (RTNS’16). 67–76.
-
(2016)
Proceedings of The 24th International Conference on Real-Time Networks and Systems (RTNS’16)
, pp. 67-76
-
-
Rihani, H.1
Moy, M.2
Maiza, C.3
Davis, R.I.4
Alt-Meyer, S.5
-
47
-
-
43949126892
-
The Worst-case Execution-time Problem - Overview of Methods and Survey of Tools
-
May 2008
-
Reinhard Wilhelm, Jakob Engblom, Andreas Ermedahl, Niklas Holsti, Stephan Thesing, David Whalley, Guillem Bernat, Christian Ferdinand, Reinhold Heckmann, Tulika Mitra, Frank Mueller, Isabelle Puaut, Peter Puschner, Jan Staschulat, and Per Stenström. 2008. The Worst-case Execution-time Problem - Overview of Methods and Survey of Tools. ACM Transactions Embedded Computing Systems 7, 3 (May 2008), 36:1–36:53.
-
(2008)
ACM Transactions Embedded Computing Systems
, vol.7
, Issue.3
, pp. 361-3653
-
-
Wilhelm, R.1
Engblom, J.2
Ermedahl, A.3
Holsti, N.4
Thesing, S.5
Whalley, D.6
Bernat, G.7
Ferdinand, C.8
Heckmann, R.9
Mitra, T.10
Mueller, F.11
Puaut, I.12
Puschner, P.13
Staschulat, J.14
Stenström, P.15
-
49
-
-
85010375480
-
The ForeC synchronous deterministic parallel programming language for mul-ticores
-
IEEE
-
Eugene Yip, Alain Girault, Partha S Roop, and Morteza Biglari-Abhari. 2016. The ForeC synchronous deterministic parallel programming language for mul-ticores. In Embedded Multicore/Many-core Systems-on-Chip (MCSoC), 2016 IEEE 10th International Symposium on. IEEE, 297–304.
-
(2016)
Embedded Multicore/Many-Core Systems-on-Chip (MCSoC), 2016 IEEE 10th International Symposium on
, pp. 297-304
-
-
Yip, E.1
Girault, A.2
Roop, P.S.3
Biglari-Abhari, M.4
|