Fault and timing analysis in critical multi-core systems: A survey with an avionics perspective

Journal of Systems Architecture

Volumn 87, Issue , 2018, Pages 1-11

  Löfwenmark, Andreas ^a   Nadjm Tehrani, Simin ^b  

^a SAAB AB   (Sweden)

^b LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

FAULT DETECTION; FAULT TOLERANCE; SAFETY ENGINEERING; SOFTWARE TESTING; TIMING CIRCUITS;

COMPUTATIONAL CAPACITY; FAULT TOLERANCE TECHNIQUES; HARDWARE RELIABILITY; INTEGRATION PROBLEMS; MULTI-CORE PLATFORMS; MULTI-CORE PROCESSOR; SAFETY-CRITICAL AVIONICS SYSTEMS; WORST-CASE EXECUTION TIME;

AVIONICS;

EID: 85046145754     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2018.04.001     Document Type: Review

References (60)

1. Löfwenmark, A., Nadjm-Tehrani, S., Challenges in future avionic systems on multi-core platforms. Proceedings of 25th IEEE International Symposium on Software Reliability Engineering Workshops, 2014, 115–119.
2. Macher, G., Höller, A., Armengaud, E., Kreiner, C., Automotive embedded software: migration challenges to multi-core computing platforms. Proceedings of IEEE 13th International Conference on Industrial Informatics (INDIN), 2015, 1386–1393.
3. Avizienis, A., Laprie, J.C., Randell, B., Landwehr, C., Basic concepts and taxonomy of dependable and secure computing. IEEE Trans. Dependable Secur. Comput. 1:1 (2004), 11–33.
4. D. K. Pradhan (Ed.), Fault-tolerant Computer System Design, Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1996.
5. Huang, Y., Jalote, P., Kintala, C., Two techniques for transient software error recovery. Banâtre, M., Lee, P.A., (eds.) Hardware and Software Architectures for Fault Tolerance: Experiences and Perspectives, 1994, Springer Berlin Heidelberg, Berlin, Heidelberg, 159–170 https://doi.org/10.1007/BFb0020031.
6. Natella, R., Cotroneo, D., Emulation of transient software faults for dependability assessment: a case study. Proceedings of the European Dependable Computing Conference (EDCC), 2010, 23–32.
7. Gray, J., Why do computers stop and what can be done about it?. Technical Report, 85.7, 1985, Tandem Computers.
8. Hammarberg, J., Nadjm-Tehrani, S., Formal verification of fault tolerance in safety-critical reconfigurable modules. Int. J. Softw. Tools Technol. Trans. 7:3 (2005), 268–279 https://doi.org/10.1007/s10009-004-0152-y.
9. Mushtaq, H., Al-Ars, Z., Bertels, K., Survey of fault tolerance techniques for shared memory multicore/multiprocessor systems. Proceedings of the IEEE 6th International Design and Test Workshop (IDT), 2011, 12–17, 10.1109/IDT.2011.6123094.
10. Natella, R., Cotroneo, D., Madeira, H.S., Assessing dependability with software fault injection: a survey. ACM Comput. Surv. 48:3 (2016), 44:1–44:55 http://doi.acm.org.e.bibl.liu.se/10.1145/2841425.
11. Cheng, Y., Chen, W., Wang, Z., Xiang, Y., Precise contention-aware performance prediction on virtualized multicore system. J. Syst. Archit. Embed. Syst. Des. 72 (2017), 42–50 https://doi.org/10.1016/j.sysarc.2016.06.006.
12. García-Valls, M., Casimiro, A., Reiser, H.P., A few open problems and solutions for software technologies for dependable distributed systems. J. Syst. Archit. Embed. Syst. Des. 73 (2017), 1–5 https://doi.org/10.1016/j.sysarc.2017.01.007.
13. Wikipedia Foundation, Automotive Safety Integrity Level, https://en.wikipedia.org/wiki/Automotive_Safety_Integrity_Level, Last accessed 16 March 2018.
14. RTCA, Inc, RTCA/DO-178C, Software Considerations in Airborne Systems and Equipment Certification, 2012.
15. Certification Authorities Software Team, CAST 32A Multi-core Processors, 2016, https://www.faa.gov/aircraft/air_cert/design_approvals/air_software/cast/cast_papers/media/cast-32A.pdf.
16. RTCA, Inc, RTCA/DO-297, Integrated Modular Avionics (IMA) Development, Guidance and Certification Considerations, 2005.
17. AUTOSAR. URL http://www.autosar.org.
18. Vestal, S., Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance. Proceedings of the 28th IEEE International Real-Time Systems Symposium (RTSS), 2007, 239–243.
19. Cazorla, F.J., Quiñones, E., Vardanega, T., Cucu, L., Triquet, B., Bernat, G., Berger, E., Abella, J., Wartel, F., Houston, M., Santinelli, L., Kosmidis, L., Lo, C., Maxim, D., PROARTIS: probabilistically analyzable real-Time systems. ACM Trans. Embed. Comput. Syst. 12:2s (2013), 94:1–94:26 http://doi.acm.org.e.bibl.liu.se/10.1145/2465787.2465796.
20. Cucu-Grosjean, L., Santinelli, L., Houston, M., Lo, C., Vardanega, T., Kosmidis, L., Abella, J., Mezzetti, E., Quiñones, E., Cazorla, F.J., Measurement-based probabilistic timing analysis for multi-path programs. Proceedings of the 24th Euromicro Conference on Real-Time Systems, 2012, 91–101.
21. Kim, J., Bhatia, G., Rajkumar, R., Jochim, M., Safer: System-level architecture for failure evasion in real-time applications. Proceedings of the IEEE 33rd Real-Time Systems Symposium, 2012, 227–236.
22. Bhat, A., Samii, S., Rajkumar, R., Practical task allocation for software fault-tolerance and its implementation in embedded automotive systems. Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2017, 87–98.
23. Shye, A., Blomstedt, J., Moseley, T., Reddi, V.J., Connors, D.A., PLR: a software approach to transient fault tolerance for multicore architectures. IEEE Trans. Dependable Secur. Comput. 6:2 (2009), 135–148.
24. Marshall, J., Bloom, G., Parmer, G., Simha, R., n-modular redundant real-time middleware: design and implementation. Proceedings of the Embedded Operating Systems Workshop co-located with the Embedded Systems Week (ESWEEK), 2016, Pittsburgh PA, USA http://ceur-ws.org/Vol-1697/EWiLi16_15.pdf.
25. Messier, E., West, R., Li, Y., Distributed real-time fault tolerance on a virtualized multi-core system. Proceedings of 10th Annual Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT), 2014, 17–22.
26. Mushtaq, H., Al-Ars, Z., Bertels, K., A user-level library for fault tolerance on shared memory multicore systems. Proceedings of IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), 2012, 266–269.
27. Mushtaq, H., Al-Ars, Z., Bertels, K., Fault tolerance on multicore processors using deterministic multithreading. Proceedings of 8th IEEE Design and Test Symposium, 2013, 1–6, 10.1109/IDT.2013.6727107.
28. Meisner, S., Platzner, M., Thread shadowing: using dynamic redundancy on hybrid multi-cores for error detection. Goehringer, D., Santambrogio, M.D., Cardoso, J.M.P., Bertels, K., (eds.) Proceedings of the 10th International Symposium Reconfigurable Computing: Architectures, Tools, and Applications, 2014, Springer International Publishing, Vilamoura, Portugal, 283–290 https://doi.org/10.1007/978-3-319-05960-0_30.
29. Peshave, M., Bastani, F.B., Yen, I.L., High-assurance reconfigurable multicore processor based systems. Proceedings of IEEE 13th International Symposium on High-Assurance Systems Engineering (HASE), 2011, 220–226.
30. Hari, S.K.S., Li, M.L., Ramachandran, P., Choi, B., Adve, S.V., mSWAT: low-cost hardware fault detection and diagnosis for multicore systems. Proceedings of 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2009, 122–132.
31. Hoffmann, M., Lukas, F., Dietrich, C., Lohmann, D., dosek: the design and implementation of a dependability-oriented static embedded kernel. Proceedings of 21st IEEE Real-Time and Embedded Technology and Applications Symposium, 2015, 259–270.
32. 3. Proceedings of IEEE 34th Real-Time Systems Symposium, 2013, 21–32.
33. Song, J., Parmer, G., C'mon: a predictable monitoring infrastructure for system-level latent fault detection and recovery. Proceedings of 21st IEEE Real-Time and Embedded Technology and Applications Symposium, 2015, 247–258.
34. Manoochehri, M., Dubois, M., Accurate model for application failure due to transient faults in caches. IEEE Trans. Comput. 65:8 (2016), 2397–2410.
35. Peng, Z., Lu, Y., Miller, A., Johnson, C., Zhao, T., Risk assessment of railway transportation systems using timed fault trees. Qual. Reliab. Eng. Int. 32:1 (2016), 181–194 https://doi.org/10.1002/qre.1738.
36. Chen, X., Sankaranarayanan, S., Model predictive real-time monitoring of linear systems. Proceedings of IEEE Real-Time Systems Symposium (RTSS), 00, 2017, 297–306 doi.ieeecomputersociety.org/10.1109/RTSS.2017.00035.
37. Sangchoolie, B., Pattabiraman, K., Karlsson, J., One bit is (not) enough: an empirical study of the impact of single and multiple bit-flip errors. Proceedings of 47th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 2017, 97–108.
38. Yuce, B., Ghalaty, N.F., Deshpande, C., Patrick, C., Nazhandali, L., Schaumont, P., FAME: fault-attack aware microprocessor extensions for hardware fault detection and software fault response. Proceedings of the Hardware and Architectural Support for Security and Privacy HASP, 2016, ACM, New York, NY, USA, 8:1–8:8 http://doi.acm.org.e.bibl.liu.se/10.1145/2948618.2948626.
39. Pathan, R.M., Fault-tolerant and real-time scheduling for mixed-criticality systems. Real Time Syst. 50:4 (2014), 509–547 URL http://doi.org/10.1007/s11241-014-9202-z.
40. Huang, P., Yang, H., Thiele, L., On the scheduling of fault-tolerant mixed-criticality systems. Proceedings of the 51st Annual Design Automation Conference DAC, 2014, ACM, New York, NY, USA, 131:1–131:6 http://doi.acm.org/10.1145/2593069.2593169.
41. Kang, S.-h., Yang, H., Kim, S., Bacivarov, I., Ha, S., Thiele, L., Static mapping of mixed-critical applications for fault-tolerant MPSoCs. Proceedings of the 51st Annual Design Automation Conference DAC, 2014, ACM, New York, NY, USA, 31:1–31:6 http://doi.acm.org/10.1145/2593069.2593221.
42. Al-bayati, Z., Caplan, J., Meyer, B.H., Zeng, H., A four-mode model for efficient fault-tolerant mixed-criticality systems. Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE), 2016, 97–102.
43. Pathan, R.M., Real-time scheduling algorithm for safety-critical systems on faulty multicore environments. Real Time Syst. 53:1 (2017), 45–81 https://doi.org/10.1007/s11241-016-9258-z.
44. Slijepcevic, M., Kosmidis, L., Abella, J., Quiñones, E., Cazorla, F.J., DTM: degraded test mode for fault-aware probabilistic timing analysis. Proceedings of the 25th Euromicro Conference on Real-Time Systems, 2013, 237–248.
45. Slijepcevic, M., Kosmidis, L., Abella, J., Quiñones, E., Cazorla, F.J., Timing verification of fault-tolerant chips for safety-critical applications in harsh environments. IEEE Micro 34:6 (2014), 8–19.
46. Chen, C., Santinelli, L., Hugues, J., Beltrame, G., Static probabilistic timing analysis in presence of faults. Proceedings of the 11th IEEE Symposium on Industrial Embedded Systems (SIES), 2016, 1–10.
47. Hardy, D., Puaut, I., Static probabilistic worst case execution time estimation for architectures with faulty instruction caches. Real Time Syst. 51:2 (2015), 128–152 https://doi.org/10.1007/s11241-014-9212-x.
48. Hardy, D., Puaut, I., Sazeides, Y., Probabilistic WCET estimation in presence of hardware for mitigating the impact of permanent faults. Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE), 2016, 91–96.
49. Höfig, K., Failure-dependent timing analysis - a new methodology for probabilistic worst-case execution time analysis. Schmitt, J.B., (eds.) Procedings of the 16th International GI/ITG Conference on Measurement, Modelling, and Evaluation of Computing Systems and Dependability and Fault Tolerance (MMB & DFT), 2012, Springer Berlin Heidelberg, Kaiserslautern, Germany, 61–75 https://doi.org/10.1007/978-3-642-28540-0_5.
50. Cinque, M., Pecchia, A., On the injection of hardware faults in virtualized multicore systems. J. Parallel Distrib. Comput. 106 (2017), 50–61 http://www.sciencedirect.com/science/article/pii/S0743731517300849.
51. Wulf, N., Cieslewski, G., Gordon-Ross, A., George, A.D., SCIPS: an emulation methodology for fault injection in processor caches. Proceedings of the IEEE Aerospace Conference, 2011, 1–9.
52. Vargas, V., Ramos, P., Velazco, R., Mehaut, J.F., Zergainoh, N.E., Evaluating SEU fault-injection on parallel applications implemented on multicore processors. Proceedings of the IEEE 6th Latin American Symposium on Circuits Systems (LASCAS), 2015, 1–4.
53. Carlisle, E., Wulf, N., MacKinnon, J., George, A., DrSEUs: a dynamic robust single-event upset simulator. Proceedings of the IEEE Aerospace Conference, 2016, 1–11, 10.1109/AERO.2016.7500787.
54. Rosa, F., Kastensmidt, F., Reis, R., Ost, L., A fast and scalable fault injection framework to evaluate multi/many-core soft error reliability. Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), 2015, 211–214.
55. Miele, A., A fault-injection methodology for the system-level dependability analysis of multiprocessor embedded systems. Microprocess. Microsyst. 38:6 (2014), 567–580 https://doi.org/10.1016/j.micpro.2014.05.008.
56. Höller, A., Krieg, A., Rauter, T., Iber, J., Kreiner, C., Qemu-based fault injection for a system-level analysis of software countermeasures against fault attacks. Proceedings of the Euromicro Conference on Digital System Design, 2015, 530–533.
57. Petersén, K., Nikolov, D., Ingelsson, U., Carlsson, G., Zadegan, F.G., Larsson, E., Fault injection and fault handling: an mpsoc demonstrator using ieee p1687. Proceedings of the IEEE 20th International On-Line Testing Symposium (IOLTS), 2014, 170–175.
58. Löfwenmark, A., Nadjm-Tehrani, S., Understanding shared memory bank access interference in multi-core avionics. Schoeberl, M., (eds.) Proceedings of the 16th International Workshop on Worst-Case Execution Time Analysis (WCET) OpenAccess Series in Informatics (OASIcs), 55, 2016, Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 1–11.
59. Mancuso, R., Pellizzoni, R., Caccamo, M., Sha, L., Yun, H., WCET(m) estimation in multi-core systems using single core equivalence. Proceedings of the of 27th Euromicro Conference on Real-Time Systems, 2015, 174–183.
60. Gil, S.J., Bate, I., Lima, G., Santinelli, L., Gogonel, A., Cucu-Grosjean, L., Open challenges for probabilistic measurement-based worst-case execution time. IEEE Embed. Syst. Lett. 9:3 (2017), 69–72.