Predictable, efficient system-level fault tolerance in C3

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2013, Pages 21-32

  Song, Jiguo ^a   Wittrock, John ^a   Parmer, Gabriel ^a  

^a GEORGE WASHINGTON UNIVERSITY   (United States)

Author keywords

Component based design; Fault tolerance; Operating systems; Real time; Reliability

Indexed keywords

EID: 84894358262     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2013.11     Document Type: Conference Paper

References (45)

1. S. Mukherjee, Architecture Design for Soft Errors. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2008.
2. S. Borkar, "Designing reliable systems Irom unreliable components: The challenges of transistor variability and degradation," IEEE Micro, 2005. J.-C. Laprie and B. Randell, "Basic concepts and taxonomy of dependable and secure computing," TDSC. 2004.
3. P. Mcjfa-Alvarez, H. Aydin, D. Mossc, and R. Mclhcm, "Scheduling optional computations in fault-tolerant real-time systems," in RTCSA, 2000.
4. P. Mejfa-Alvarez and D. Mosse, "A responsiveness approach for scheduling fault recovery in real-time systems," in RT/\S, 1999.
5. A. Burns, S. Punnekkat, L. Strigini, and D. R. Wright, "Probabilistic scheduling guarantees for fault-tolerant real-time systems," in DCCA, 1999.
6. B. Randell and J. Xu, "The evolution of the recovery block concept," in in software fault tolerance. John Wiley and Sons Ltd, 1994.
7. S. Punnekkat and A. Bums, "Analysis of checkpointing for schedula-bility of real-time systems," in RTCSA Workshop, 1997.
8. A. Bums, R. Davis, and S. Punnekkat, "Feasibility analysis of fault-tolerant real-time task sets," in ECRTS Workshop, 1996.
9. G. M. de A. Lima and A. Bums, "An optimal fixed-priority assignment algorithm for supporting fault-tolerant hard real-time systems," IEEE Transactions on Computers, 2003.
10. G. Lima and A. Bums, "An effective schedulability analysis for fault-tolerant hard real-time systems," ECRTS, 2001.
11. H. Aydin, "Exact fault-sensitive feasibility analysis of real-time tasks," IEEE Transactions on Computers, 2007.
12. M. Pandya and M. Malek, "Minimum achievable utilization for fault-tolerant processing of periodic tasks," IEEE Transactions on Computers, 1998.
13. F. Many and D. Doosc, "Scheduling analysis under fault bursts," in RTAS, 2011.
14. J. Balasubramanian, S. Tambe, C. Lu, A. Gokhale, C. Gill, and D. C. Schmidt, "Adaptive lailover for real-time middleware with passive replication," in RTAS, 2009.
15. F. B. Schneider, "Implementing fault-tolerant services using the state machine approach: a tutorial," ACM Comput. Surv., 1990.
16. J. Kim, G. Bhatia, R. Rajkumar, and M. Jochim, "Safer: System-level architecture for failure evasion in real-time applications," in RTSS, 2012.
17. A. Shye, J. Blomstedt, T. Moseley, V. Reddi, and D. Connors, "Plr: A software approach to transient fault tolerance for multicore architectures," TDSC, 2009.
18. B. Dobel, H. Hartig, and M. Engel, "Operating system support for redundant multithreading," in EMSOET, 2012.
19. M. Corrcia, D. G. Ferro, E. P. Junqueira, and M. Serafini, "Practical hardening of crash-tolerant systems," in USENIX ATC, 2012.
20. A. Avizienis, "The n-version approach to fault-tolerant software," IEEE Trans. Softw. Eng., vol. 11, 1985.
21. M. M. Swift, B. N. Bershad, and H. M. Levy, "Improving the reliability of commodity operating systems," in SOSP, 2003.
22. F. M. David, E. M. Chan, J. C. Carlyle, and R. H. Campbell, "Curios: Improving reliability through operating system structure," in OSDI, 2008.
23. J. N. Herder, H. Bos, B. Gras, P. Homburg, and A. S. Tanenbaum, "Reorganizing unix for reliability," in ACSAC, 2006.
24. G. Candea, S. Kawamoto, Y. Fujiki, G. Friedman, and A. Fox, "Microrcboot-A technique for cheap recovery," in OSDI, 2004.
25. A. Ziv and J. Bruck, "An on-line algorithm for checkpoint placement," in ISSRE, 1996.
26. S.-W. Kwak, B.-J. Choi, and B.-K. Kim, "An optimal checkpointing-strategy for real-time control systems under transient faults," Reliability, IEEE Transactions on, 2001.
27. H. Lee, H. Shin, and S.-L. Min, "Worst case timing requirement of real-time tasks with time redundancy," in RTCSA, 1999.
28. J. Song and G. Parmer, "Toward predictable, efficient, system-level tolerance of transient faults," in APRES workshop, 2013.
29. G. Parmer and R. West, "Predictable interrupt management and scheduling in the Composite component-based system," in RTSS, 2008.
30. G. Parmer, "The case for thread migration: Predictable IPC in a customizable and reliable OS," in OSRERT, 2010.
31. B. Ford and J. Lepreau, "Evolving mach 3.0 to a migrating thread model," in Proceedings of the Winter 1994 USENIX Technical Conference and Exhibition, 1994.
32. B. Lee, B. Wicdcrmann, M. Hirzel, R. Grimm, and K. S. McKinley, "Jinn: synthesizing dynamic bug detectors for foreign language interfaces," in PLDI, 2010.
33. M. Engel and B. Dobel, "The reliable computing base a paradigm for software-based reliability," in SORRES, 2012.
34. "CRIU: Checkpoint-Restore in User-space: http://www.criu.org. retrieved 5/1/13.
35. "FrecRTOS: http://www.freeitos.org, retrieved 5/1/13.
36. C. Clark, K. Eraser, S. Hand, J. G. Hansen, E. Jul, C. Limpach, I. Pratt, and A. Warfield, "Live migration of virtual machines," in NSDI, 2005.
37. S. Chandra and P. M. Chen, "How fail-stop are faulty programs?" in FTCS, 1998.
38. L. Li, V. Degalahal, N. Vijaykrishnan, M. Kandemir, and M. Irwin, "Soft error and energy consumption interactions: a data cache perspective," in ISLPED, 2004.
39. A. N. Audslcy, A. Bums, M. Richardson, and K. Tindcll, "Applying new scheduling theory to static priority pre-emptive scheduling," Software Engineering Journal, 1993.
40. M. Nicolaidis, "Time redundancy based soft-error tolerance to rescue nanometer technologies," in VLSI Test Symposium, 1999.
41. A. W. A. Dixit, R. Heald, "Trends from ten years of soft error experimentation," in SELSE, 2009.
42. J. Chang, G. A. Reis, and D. I. August, "Automatic instruction-level software-only recovery methods," in DSN, 2006.
43. N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel, "Characterizing the effects of transient faults on a high-performance processor pipeline," in DSN, 2004.
44. M. Rebaudengo, M. Reorda, and M. Violante, "An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor," in DATE, 2003.
45. S. Buchncr, M. Bazc, D. Brown, D. McMorrow, and J. Mclinger, "Comparison of error rates in combinational and sequential logic," in Nuclear Science, 1997.