High-performance video content recognition with long-term recurrent convolutional network for FPGA

2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017

Volumn , Issue , 2017, Pages

  Zhang, Xiaofan ^a   Liu, Xinheng ^a   Ramachandran, Anand ^a   Zhuge, Chuanhao ^a   Tang, Shibin ^b   Ouyang, Peng ^c   Cheng, Zuofu ^d   Rupnow, Kyle ^d   Chen, Deming ^a,d  

^a United States of America   (United States)

^b TSINGHUA UNIVERSITY   (China)

^c BEIHANG UNIVERSITY   (China)

^d Inspirit IoT Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER CIRCUITS; CONVOLUTION; DEEP NEURAL NETWORKS; ENERGY UTILIZATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NETWORK LAYERS;

CONVOLUTIONAL NETWORKS; DESIGN FRAMEWORKS; DESIGN SPACE EXPLORATION; LOWER ENERGIES; MEMORY SUBSYSTEMS; OFF-CHIP MEMORY; RESOURCE CONSTRAINT; VIDEO CONTENTS;

INTEGRATED CIRCUIT DESIGN;

EID: 85034426984     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.23919/FPL.2017.8056833     Document Type: Conference Paper

References (11)

1. Chen Zhang, et al. Optimizing FPGA-based accelerator design for deep convolutional neural networks. Proc. of the Intl. Symposium on Field-Programmable Gate Arrays. ACM, 2015.
2. J. Qiu, et al. Going deeper with embedded FPGA platform for convolutional neural network. Proc. of the Intl. Symposium on Field- Programmable Gate Arrays. ACM, 2016.
3. N. Suda, et al. Throughput-optimized OpenCL-based FPGA accelerator for large-Scale convolutional neural networks. Proc. of the Intl. Symposium on Field-Programmable Gate Arrays. ACM, 2016.
4. M. Peemen, et al. Memory-centric accelerator design for convolutional neural networks. Intl. Conference on Computer Design. IEEE, 2013.
5. Y. Ma, Y. Cao, S. Vrudhula, J. Seo, Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks. Proc. of the Intl. Symposium on Field-Programmable Gate Arrays. ACM, 2017.
6. Yijin Guan, et al. FPGA-based Accelerator for Long Short-Term Memory Recurrent Neural Networks. The Asia and South Pacific Design Automation Conference, IEEE, 2017.
7. S. Han, et al. ESE: Efficient Speech Recognition Engine with Sparse LSTM on FPGA. Proc. of the Intl. Symposium on Field-Programmable Gate Arrays. ACM, 2017.
8. J. Donahue, et.al. Long-term recurrent convolutional networks for visual recognition and description. Proc. of the conference on computer vision and pattern recognition, IEEE, 2015.
9. A. Krizhevsky, I. Sutskever, and G. E. Hinton, Imagenet classification with deep convolutional neural networks. Advances in Neural Information Processing Systems, 2012.
10. A. Graves and N. Jaitly, Towards End-To-End Speech Recognition with Recurrent Neural Networks. Proc. of the Intl. Conference on Machine Learning, 2014.
11. E. Del Sozzo, et al. On the Automation of High Level Synthesis of Convolutional Neural Networks. The Intl. Parallel and Distributed Processing Symposium Workshops, IEEE, 2016.