Multiprocessor SoC design methods and tools: Software development on multicore platforms

IEEE Signal Processing Magazine

Volumn 26, Issue 6, 2009, Pages 72-79

  Park, Hae Woo ^a   Oh, Hyunok ^b   Ha, Soonhoi ^a  

^a Seoul National University   (South Korea)

^b Hanyang University   (South Korea)

Author keywords

Computational modeling; Digital signal processing; Magnetic cores; Multicore processing; Parallel processing; Program processors; Unified modeling language

Indexed keywords

COMMERCE; COMPUTER GRAPHICS; COMPUTER SIMULATION LANGUAGES; DIGITAL SIGNAL PROCESSING; DIGITAL SIGNAL PROCESSORS; FAULT TOLERANCE; GRAPHICS PROCESSING UNIT; IMAGE CODING; MAGNETIC CORES; MODELING LANGUAGES; MULTICORE PROGRAMMING; MULTIPROCESSING SYSTEMS; PROGRAM PROCESSORS; PROGRAMMABLE LOGIC CONTROLLERS; SIGNAL PROCESSING; SOFTWARE DESIGN; SOFTWARE ENGINEERING; SYSTEM-ON-CHIP; UNIFIED MODELING LANGUAGE;

COMPUTATIONAL MODEL; EMBEDDED COMPUTING; MULTI-CORE PLATFORMS; MULTI-CORE PROCESSING; MULTI-PROCESSOR SOC; MULTIPROCESSOR SYSTEMS ON CHIPS; PARALLEL PROCESSING; SEMICONDUCTOR PROCESS TECHNOLOGY;

INTEGRATED CIRCUIT DESIGN;

EID: 85032751431     PISSN: 10535888     EISSN: None     Source Type: Journal    
DOI: 10.1109/MSP.2009.934122     Document Type: Article

References (34)

1. J. Ceng, J. Castrillon, W. Sheng, H. Scharwachter, R. Leupers, G. Ascheid, H. Meyr, T. Isshiki, and H. Kunieda, "MAPS: An integrated framework for MPSoC application parallelization," in Proc. 45th Design Automation Conf. (DAC), June 2008, pp. 754-759.
2. CriticalBlue multicore Cascade [Online]. Available: http:// www.criticalblue.com/criticalblue_products/multicore.shtml
3. OpenMP: API specification for parallel programming [Online]. Available: http://openmp.org
4. GOMP: An OpenMP implementation for GCC [Online].HAvailable: http://gcc. gnu.org/projects/gomp
5. K. O'Brien, K. O'Brien, Z. Sura, T. Chen, and T. Zhang, "Supporting OpenMP on cell," Int. J. Parallel Programming, vol. 36, no. 3, pp. 289-311, June 2008.
6. M. Herlihy and J. E. B. Moss, "Transactional memory: Architectural support for lock-free data structures," in Proc. 20th Int. Symp. Computer Architecture, May 1993, pp. 289-300.
7. U. Drepper, "Parallel programming with transactional memory," Queue vol. 6, no. 5, Sept. 2008, pp. 38-45.
8. Message passing interface (MPI) [Online]. Available: http:// www.mpi-forum.org
9. J. Kepner, "MatlabMPI," J. Parallel Distrib. Comput., vol. 64, no. 8, pp. 997-1005, Aug. 2004.
10. J. F. Baldomero, "Message passing under MATLAB," in Proc. High Performance Computing Symp., Apr. 2001, pp. 73-82.
11. nVidia CUDA: General-purpose parallel computing architecture [Online]. Available: http://www.nvidia.com/cuda
12. ATI Stream: GPU technology for accelerated computing [Online]. Available: http://ati.amd.com/technology/streamcomputing
13. Khronos OpenCL: The open standard for parallel programming of heterogeneous systems [Online]. Available: http://www.khronos.org/opencl
14. Intel Ct: C for throughput computing [OnliHe]. Available: http:// techresearch.intel.com/articles/Tera-Scale/1514.htm
15. SPI Stream Tools [Online]. Available: http://www.streamprocessors.com/ streamprocessors/Home/Products/DevelopmentTools.html
16. G. Almasi, L. D. Rose, J. Moreira, and D. Padua, "Programming for locality and parallelism with hierarchically tiled arrays," in Proc. 16th Int. Workshop Languages and Compilers for Parallel Computing, Oct. 2003, pp. 162-176.
17. J. T. Buck, S. Ha, E. A. Lee and D. G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," Int. J. Comput. Simul. (Special Issue on Simulation Software Development), vol. 4, pp. 155-182, Apr. 1994.
18. F. Balarin, Y. Watanabe H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli, "Metropolis: An integrated electronic system design environment," IEEE Computer, vol. 36, no. 4, pp. 45-52, Apr. 2003.
19. S. Ha, S. Kim, C. Lee, Y. Yi, S. Kwon, and Y. Joo, "PeaCE: A hardware-software codesign environment for multimedia embedded systems," ACM Trans. Des. Automat. Electron. Syst. (TODAES), vol. 12, no. 24, Aug. 2007.
20. E. A. Lee and D. G. Messerschmitt, "Synchronous data flow," Proc. IEEE, vol. 75, no. 9, pp. 1235-1245, Sept. 1987.
21. G. Bilsen, M. Engels, R. Lauwereins, and J. A. Peperstraete, "Cyclo-static dataflow," IEEE Trans. Signal Processing, vol. 44, no. 2, pp. 397-408, Feb. 1996.
22. J. L. Pino, T. M. Parks, and E. A. Lee, "Automatic code generation for heterogeneous multiprocessors," in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, vol. 3, pp. 445-448, Apr. 1994.
23. R. Lauwereins, M. Engels, M. Ade, J. A. Peperstraete, "Grape-II: A system-level prototyping environment for DSP applications," IEEE Computer, vol. 28, no. 2, pp. 35-43, Feb. 1995.
24. National Instruments LabView [Online]. Available: http://www.ni.com/ labview
25. Gedae [Online]. Available: http://www.gedae.com
26. W. Thies, M. Karczmarek, and S. Amarasinghe, "StreamIt: A language for streaming applications," in Proc. 11th Int. Conf. Compiler Construction, Grenoble, France, Apr. 2002, pp. 179-196.
27. G. Kahn, "The semantics of a simple language for parallel programming," in Proc. Int. Federation for Information Processing Congr., Aug. 1974. pp. 471-475.
28. A. D. Pimentel, C. Erbas, and S. Polstra, "A systematic approach to exploring embedded system architectures at multiple abstraction levels," IEEE Trans. Comput., vol. 55, no. 2, pp. 99-112, Feb. 2006.
29. T. Stefanov and E. F. Deprettere, "Deriving process networks from weakly dynamic applications in system-level design," in Proc. Int. Conf. HW/SW Codesign and System Synthesis (CODES+ISSS), Oct. 2003, pp. 90-96.
30. T. Kangas, P. Kukkala, H. Orsila, E. Salminen, M. Hannikainen, T. D. Hamalainen, J. Riihimaki, and K. Kuusilinna, "UML-based multiprocessor SoC design framework," ACM Trans. Embedded Comput. Syst. (TECS), vol. 5, no. 2, pp. 281-320, May 2006.
31. MathWorks Simulink [Online]. Available: http://www.mathworks.com/ products/simulink
32. K. Huang, S. Han, K. Popovici, L. Brisolara, X. Guerin, L. Li, X. Yan, S. Chae, L. Carro, and A. A. Jerraya, "Simulink-based MPSoC design flow: Case study of motion-JPEG and H.264," in Proc. 44th Design Automation Conf. (DAC), June 2007, pp. 39-42.
33. S. Kwon, Y. Kim, W. Jeun, S. Ha, and Y. Paek, "A retargetable parallel-programming framework for MPSoC," ACM Trans. Des. Automat. Electron. Syst. (TODAES), vol. 13, no. 39, July 2008.
34. IBM full-system simulator for the cell broadband engine processor [Online]. Available: http://www.alphaworks.ibm.com/tech/cellsystemsim