Simulink-based MPSoC design flow: Case study of motion-JPEG and H.264

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 39-42

  Huang, Kai ^a   Han, Sang Il ^b,c   Popovici, Katalin ^c   Brisolara, Lisane ^d   Guerin, Xavier ^c   Li, Lei ^a   Yan, Xiaolang ^a   Chae, Soo Ik ^b   Carro, Luigi ^d   Jerraya, Ahmed Amine ^e  

^a ZHEJIANG UNIVERSITY   (China)

^b Seoul National University   (South Korea)

^c TIMA LABORATORY   (France)

^d FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^e CEA LETI   (France)

Author keywords

Automatic code generation; H.264; Motion JPEG; MPSOC design; Simulation; Simulink

Indexed keywords

ALGORITHMS; AUTOMATIC PROGRAMMING; IMAGE COMPRESSION; MICROPROCESSOR CHIPS; PROGRAM COMPILERS;

AUTOMATIC CODE GENERATION; COMBINED ALGORITHM AND ARCHITECTURE MODEL (CAAM); MOTION JPEG; MPSOC DESIGN;

SYSTEMS ANALYSIS;

EID: 34547378010     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375049     Document Type: Conference Paper

References (12)

1. A. A. Jerraya, et al, Guest Editors. IEEE Computer, Special Issue on MPSoC. v. 38, n. 7, pp. 36-40, July 2005.
2. A.A. Jerraya, W. Wolf, "Hardware/Software Interface Codesign for Embedded Systems", Computer, Volume 38, Number 2, pp. 63-69, February 2005.
3. Open SystemC Initiative, http://www.systemc.org/.
4. W. Cesario et al., "Multiprocessor SoC Platforms: A Component-Based Design Approach", IEEE Design & Test of Computers, v. 19, n. 6, Nov-Dec, 2002.
5. Coware, http://www.coware.com/.
6. Simulink, Mathworks, http://www.mathworks.com
7. Real-Time Workshop, http://www.mathworks.com.
8. RTI-MP, http://www.dspaceinc.com/ww/en/inc/home/products/sw/impsw/ rtimpblo.cfm.
9. Xilinx, System Generator, http://www.xilinx.com/.
10. K. Popovici et al. Efficient Software development platforms for Multimedia Applications at Different Abstraction Levels", RSP Workshop, 2007.
11. K. Keutzer, et al., "System-level design: Orthogonalization of concerns and platform-based design".IEEE Trans. On CAD of Integrated Circuits and Systems, v. 19, n.12, 2000.
12. W. Cesario, et al., "Colif: A design Representation for Application-Specific Multiprocessor SoC", IEEE Design and Test of Computers, v.18, n.5, pp. 18-20, 2001.