An energy-efficient random number generator for stochastic circuits

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 25-28-January-2016, Issue , 2016, Pages 256-261

  Kim, Kyounghoon ^a   Lee, Jongeun ^b   Choi, Kiyoung ^a  

^a Seoul National University   (South Korea)

^b Ulsan National Institute of Science and Technology   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ENERGY EFFICIENCY; NUMBER THEORY; STOCHASTIC SYSTEMS; TIMING CIRCUITS;

BINARY LOGIC; BIT STREAM; ENERGY EFFICIENT; HIGH-EFFICIENCY; RANDOM NUMBER GENERATORS; STATE OF THE ART; STOCHASTIC CIRCUITS; STOCHASTIC NUMBERS;

RANDOM NUMBER GENERATION;

EID: 84996835613     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2016.7428020     Document Type: Conference Paper

References (17)

1. H. Ichihara, S. Ishii, et al., "Compact and accurate stochastic circuits with shared random number sources," Proc. ICCD, pp. 361-366, 2014.
2. V. K. Chippa, S. T. Chakradhar, et al., "Analysis and characterization of inherent application resilience for approximate computing," Proc. DAC, p. 113, 2013.
3. A. Alaghi and J. P. Hayes, "Survey of stochastic computing," ACM Trans. Embed. Comput. Syst., vol. 12, p. 92, 2013.
4. B. D. Brown and H. C. Card, "Stochastic neural computation. I. Computational elements," IEEE Trans. Comput., vol. 50, pp. 891-905, 2001.
5. V. C. Gaudet and A. C. Rapley, "Iterative decoding using stochastic computation," Electron. Lett., vol. 39, pp. 299-301, 2003.
6. P. Li, W. Qian, et al., "Case Studies of Logical Computation on Stochastic Bit Streams," in Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, ed: Springer, 2013, pp. 235-244.
7. A. Alaghi, C. Li, J. P. Hayes, "Stochastic circuits for real-time image-processing applications," Proc. DAC, pp. 1-6, 2013.
8. Q. Weikang, L. Xin, et al., "An Architecture for Fault-Tolerant Computation with Stochastic Logic," IEEE Trans. Comput., vol. 60, pp. 93-105, 2011.
9. V. K. Chippa, S. Venkataramani, et al., "StoRM: a stochastic recognition and mining processor," Proc. ISLPED, pp. 39-44, 2014.
10. A. Singhee and R. A. Rutenbar, Novel algorithms for fast statistical analysis of scaled circuits vol. 46: Springer Science & Business Media, 2009.
11. J. Hartmann and G. Kemnitz, "How to do weighted random testing for BIST," Proc. ICCAD, pp. 568-568, 1993.
12. F. Muradali, V. K. Agarwal, B. Nadeau-Dostie, "A new procedure for weighted random built-in self-test," Proc. ITC, pp. 660-669, 1990.
13. A. Alaghi and J. P. Hayes, "Fast and accurate computation using stochastic circuits," Proc. DATE, p. 76, 2014.
14. P. Gupta and R. Kumaresan, "Binary multiplication with PN sequences," IEEE T. Acoust. Speech., vol. 36, pp. 603-606, 1988.
15. A. Alaghi and J. P. Hayes, "A spectral transform approach to stochastic circuits," Proc. ICCD, pp. 315-321, 2012.
16. H. Beker and F. Piper, Cipher systems: the protection of communications: Wiley-Interscience, 1982.
17. A. Alaghi and J. P. Hayes, "Exploiting correlation in stochastic circuit design," Proc. ICCD, pp. 39-46, 2013.