ASIC Clouds: Specializing the Datacenter

Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016

Volumn , Issue , 2016, Pages 178-190

  Magaki, Ikuo ^a,b   Khazraee, Moein ^a   Gutierrez, Luis Vega ^a   Taylor, Michael Bedford ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b TOSHIBA CORPORATION   (Japan)

Author keywords

ASIC Cloud; Bitcoin; Dark Silicon; datacenter; Litecoin; Near threshold; NRE; Specialization; TCO

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CLOUD COMPUTING; COMPUTATIONAL FLUID DYNAMICS; COMPUTER ARCHITECTURE; DISTRIBUTED COMPUTER SYSTEMS; ELECTRIC POWER TRANSMISSION; ELECTRONIC MONEY; FLUID DYNAMICS; NETWORK ARCHITECTURE; NEURAL NETWORKS; PARETO PRINCIPLE; RECONFIGURABLE HARDWARE; SEARCH ENGINES;

BITCOIN; DARK SILICONS; DATACENTER; LITECOIN; NEAR THRESHOLDS; SPECIALIZATION;

INTEGRATED CIRCUIT DESIGN;

EID: 84988376986     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2016.25     Document Type: Conference Paper

References (43)

1. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. Taylor, "Conservation cores: reducing the energy of mature computations," in ASPLOS, 2010.
2. N. Goulding et al., "GreenDroid: A Mobile Application Processor for a Future of Dark Silicon," in HOTCHIPS, 2010.
3. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, "Toward dark silicon in servers," IEEE Micro, 2011.
4. H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and D. Burger, "Power limitations and dark silicon are challenging the future of multicore," TOCS, 2012.
5. M. B. Taylor, "Is dark silicon useful? harnessing the four horesemen of the coming dark silicon apocalypse," in DAC, 2012.
6. M. Taylor, "A landscape of the new dark silicon design regime," Micro, IEEE, Sept-Oct. 2013.
7. A. Pedram, S. Richardson, S. Galal, S. Kvatinsky, and M. Horowitz, "Dark memory and accelerator-rich system optimization in the dark silicon era," IEEE Design and Test, 2016.
8. J. Sampson, G. Venkatesh, N. Goulding-Hotta, S. Garcia, S. Swanson, and M. B. Taylor, "Efficient Complex Operators for Irregular Codes," in HPCA, 2011.
9. Venkatesh et al, "Qscores: Configurable co-processors to trade dark silicon for energy efficiency in a scalable manner," in MICRO, 2011.
10. M. Shafique, S. Garg, J. Henkel, and D. Marculescu, "The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives," in DAC, 2014.
11. Putnam et al., "A reconfigurable fabric for accelerating large-scale datacenter services," in ISCA, 2014.
12. Stephen Weston, "FPGA Accelerators at JP Morgan Chase," 2011. Stanford Computer Systems Colloquium, https://www.youtube.com/watch?v=9NqX1ETADn0.
13. John Lockwood, "Low-Latency Library in FPGA Hardware for High-Frequency Trading," 2012. Hot Interconnects, https://www.youtube.com/watch?v=nXFcM1pGOIE.
14. Q. Hardy, "Intel betting on (customized) commodity chips for cloud computing," in NY Times, Dec 2014.
15. Y. LeCun, "Deep learning and convolutional neural networks," in HOTCHIPS, 2015.
16. G. Caffyn, "Bitfury announces 'record' immersion cooling project," in Coindesk, Oct 2015.
17. "List of Bitcoin Mining ASICs," Retrieved 2016. https: //en.bitcoin.it/wiki/List-of-Bitcoin-mining-ASICs.
18. M. Taylor, "Bitcoin and the age of bespoke silicon," in CASES, 2013.
19. L. E. Nelson and R. Fichera, "Vendor landscape: Private cloud overview," in Forrester Research Report, Oct 2015.
20. A. Kampl, "Bitcoin 2-phase immersion cooling and the implications for high performance computing," in Electronics Cooling Magazine, February 2014.
21. L. A. Barroso, J. Clidaras, and U. Hölzle, "The datacenter as a computer: An introduction to the design of warehouse-scale machines," Synthesis lectures on computer architecture, vol. 8, 2013.
22. Y. Chen, T. Luo, S. Liu, S. Zhang, L. He, J. Wang, L. Li, T. Chen, Z. Xu, N. Sun, and O. Temam, "Dadiannao: A machine-learning supercomputer," in MICRO, 2014.
23. Packan et al., "High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors," in IEDM, Dec 2009.
24. Yeh et al., "A low operating power finfet transistor module featuring scaled gate stack and strain engineering for 32/28nm soc technology," in IEDM, Dec 2010.
25. J. Barkatullah and T. Hanke, "Goldstrike 1: Cointerra's first-generation cryptocurrency mining processor for bitcoin," Micro, IEEE, vol. 35, Mar 2015.
26. Ju et al., "18.6 a 0.5 nj/pixel 4k h. 265/hevc codec lsi for multi-format smartphone applications," in ISSCC, 2015.
27. J. Beetem, M. Denneau, and D. Weingarten, "The gf11 supercomputer," in ISCA, 1985.
28. J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi, "A scalable processing-in-memory accelerator for parallel graph processing," in ISCA, 2015.
29. L. Wu, A. Lottarini, T. Paine, M. Kim, and K. Ross, "Q100: The architecture and design of a database processing unit," in ASPLOS, 2014.
30. N. Xu, X. Cai, R. Gao, L. Zhang, and F. Hsu, "FPGA acceleration of rankboost in web search engines," TRETS, vol. 1, Jan. 2009.
31. Liu et al, "Pudiannao: A polyvalent machine learning accelerator," in ASPLOS, 2015.
32. T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam, "Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning," in ASPLOS, 2014.
33. M. S. Abdelfattah, A. Hagiescu, and D. Singh, "Gzip on a chip: High performance lossless data compression on FPGAs using opencl," in IWOCL, 2014.
34. S. Jun, M. Liu, S. Lee, Hicks, Ankcorn, M. King, S. Xu, and Arvind, "Bluedbm: An appliance for big data analytics," in ISCA 2015, 2015.
35. P. Tandon, J. Chang, R. G. Dreslinski, V. Qazvinian, P. Ranganathan, and T. F. Wenisch, "Hardware acceleration for similarity measurement in natural language processing," in ISLPED, 2013.
36. A. Gutierrez, M. Cieslak, B. Giridhar, R. G. Dreslinski, L. Ceze, and T. Mudge, "Integrated 3d-stacked server designs for increasing physical density of key-value stores," in ASPLOS, 2014.
37. O. Kocberber, B. Grot, J. Picorel, B. Falsafi, K. Lim, and P. Ranganathan, "Meet the walkers: Accelerating index traversals for in-memory databases," in MICRO, 2013.
38. K. Lim, D. Meisner, A. G. Saidi, P. Ranganathan, and T. F. Wenisch, "Thin servers with smart pipes: Designing soc accelerators for memcached," in ISCA, 2013.
39. Li et al., "Architecting to achieve a billion requests per second throughput on a single key-value store server platform," in ISCA, 2015.
40. M. Skach, M. Arora, C. Hsu, Q. Li, D. Tullsen, L. Tang, and J. Mars, "Thermal time shifting: Leveraging phase change materials to reduce cooling costs in warehouse-scale computers," in ISCA, 2015.
41. E. Frachtenberg, A. Heydari, H. Li, A. Michael, J. Na, A. Nisbet, and P. Sarti, "High-efficiency server design," in SC, 2011.
42. E. Pakbaznia and M. Pedram, "Minimizing data center cooling and server power costs," in ISLPED, 2009.
43. K. Lim, P. Ranganathan, J. Chang, C. Patel, T. Mudge, and S. Reinhardt, "Understanding and designing new server architectures for emerging warehouse-computing environments," in ISCA, 2008.