Accelerating graph applications on integrated GPU platforms via instrumentation-driven optimizations

2016 ACM International Conference on Computing Frontiers - Proceedings

Volumn , Issue , 2016, Pages 19-28

  Farooqui, Naila ^a   Roy, Indrajit ^b   Chen, Yuan ^b   Talwar, Vanish ^c   Schwan, Karsten ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

^c PernixData   (United States)

Author keywords

Dynamic Instrumentation; GPU; ResourceMan Agement; Scheduling

Indexed keywords

COST EFFECTIVENESS; ENERGY EFFICIENCY; GRAPHIC METHODS; SCHEDULING;

DATA-INTENSIVE APPLICATION; DYNAMIC INSTRUMENTATION; ENERGY EFFICIENT; GPU ACCELERATIONS; MEMORY CONTENTIONS; RESOURCE-SCHEDULING; RESOURCEMAN-AGEMENT; RUNTIME BEHAVIORS;

MULTITASKING;

EID: 84978477088     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2903150.2903152     Document Type: Conference Paper

References (39)

1. AMD. AMD APP SDK, 2.9 ed. AMD.
2. AMD. CodeXL, 3.1 ed. AMD.
3. Ariel, A., Fung, W. W. L., Turner, A. E., and Aamodt, T. M. Visualizing complex dynamics in many-core accelerator architectures. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (White Plains, NY, USA, March 2010), IEEE Computer Society, pp. 164-174.
4. Baghsorkhi, S. S., Delahaye, M., Patel, S. J., Gropp, W. D., and Hwu, W.-m. W. An adaptive performance modeling tool for gpu architectures. In Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (New York, NY, USA, 2010), PPoPP '10, ACM, pp. 105-114.
5. Bakhoda, A., Yuan, G., Fung, W. W. L., Wong, H., and Aamodt, T. M. Analyzing cuda workloads using a detailed gpu simulator. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (Boston, MA, USA, April 2009), pp. 163-174.
6. Barik, R., Kaleem, R., Majeti, D., Lewis, B. T., Shpeisman, T., Hu, C., Ni, Y., and Adl-Tabatabai, A.-R. Efficient mapping of irregular c++ applications to integrated gpus. In Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization (New York, NY, USA, 2014), CGO '14, ACM, pp. 33:33-33:43.
7. Becchi, M., Sajjapongse, K., Graves, I., Procter, A., Ravi, V., and Chakradhar, S. A virtual memory based runtime to support multi-Tenancy in clusters with gpus. In Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing (New York, NY, USA, 2012), HPDC '12, ACM, pp. 97-108.
8. Boyer, M., Skadron, K., Che, S., and Jayasena, N. Load balancing in a changing world: Dealing with heterogeneity and performance variability. In Proceedings of the ACM International Conference on Computing Frontiers (New York, NY, USA, 2013), CF '13, ACM, pp. 21:1-21:10.
9. Burtscher, M., Nasre, R., and Pingali, K. A quantitative study of irregular programs on gpus. In Workload Characterization (IISWC), 2012 IEEE International Symposium on (2012), pp. 141-151.
10. Che, S., Boyer, M., Meng, J., Tarjan, D., Sheaffer, J., Lee, S.-H., and Skadron, K. Rodinia: A benchmark suite for heterogeneous computing. In Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on (Oct. 2009), pp. 44-54.
11. Collange, S., Defour, D., and Parello, D. Barra, a modular functional gpu simulator for gpgpu. Tech. Rep. hal-00359342, 2009.
12. Farooqui, N., Kerr, A., Eisenhauer, G., Schwan, K., and Yalamanchili, S. Lynx: A dynamic instrumentation system for data-parallel applications on gpgpu architectures. In Performance Analysis of Systems and Software (ISPASS), 2012 IEEE International Symposium on (april 2012), pp. 58-67.
13. Goswami, N., Shankar, R., Joshi, M., and Li, T. Exploring gpgpu workloads: Characterization methodology, analysis and microarchitecture evaluation implications. In Workload Characterization (IISWC), 2010 IEEE International Symposium on (2010), pp. 1-10.
14. Gupta, V., Schwan, K., Tolia, N., Talwar, V., and Ranganathan, P. Pegasus: Coordinated scheduling for virtualized accelerator-based systems. In Proceedings of the 2011 Usenix Annual Technical Conference (Portland, USA, 2011).
15. Hong, S., Kim, S. K., Oguntebi, T., and Olukotun, K. Accelerating cuda graph algorithms at maximum warp. In Proceedings of the 16th ACM Symposium on Principles and Practice of Parallel Programming (New York, NY, USA, 2011), PPoPP '11, ACM, pp. 267-276.
16. IMPACT. The parboil benchmark suite, 2007.
17. Jimenez, V. J., Vilanova, L., Gelado, I., Gil, M., Fursin, G., and Navarro, N. Predictive runtime code scheduling for heterogeneous architectures. In Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers (Berlin, Heidelberg, 2009), HiPEAC '09, Springer-Verlag, pp. 19-33.
18. Kaleem, R., Barik, R., Shpeisman, T., Lewis, B. T., Hu, C., and Pingali, K. Adaptive heterogeneous scheduling for integrated gpus. In Proceedings of the 23rd International Conference on Parallel Architectures and Compilation (New York, NY, USA, 2014), PACT '14, ACM, pp. 151-162.
19. Kato, S., Lakshmanan, K., Rajkumar, R., and Ishikawa, Y. Timegraph: Gpu scheduling for real-Time multi-Tasking environments. In Proceedings of the 2011 USENIX Conference on USENIX Annual Technical Conference (Berkeley, CA, USA, 2011), USENIXATC'11, USENIX Association, pp. 2-2.
20. Kato, S., McThrow, M., Maltzahn, C., and Brandt, S. Gdev: First-class gpu resource management in the operating system. In Proceedings of the 2012 USENIX Conference on Annual Technical Conference (Berkeley, CA, USA, 2012), USENIX ATC'12, USENIX Association, pp. 37-37.
21. Kerr, A., Diamos, G., and Yalamanchili, S. A characterization and analysis of ptx kernels. In Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on (oct. 2009), pp. 3-12.
22. Kim, S., Roy, I., and Talwar, V. Evaluating integrated graphics processors for data center workloads. In Proceedings of the Workshop on Power-Aware Computing and Systems (New York, NY, USA, 2013), HotPower '13, ACM, pp. 8:1-8:5.
23. Lee, K., and Liu, L. Efficient data partitioning model for heterogeneous graphs in the cloud. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (New York, NY, USA, 2013), SC '13, ACM, pp. 46:1-46:12.
24. Li, D., and Becchi, M. Deploying graph algorithms on gpus: An adaptive solution. In Parallel Distributed Processing (IPDPS), 2013 IEEE 27th International Symposium on (May 2013), pp. 1013-1024.
25. Low, Y., Bickson, D., Gonzalez, J., Guestrin, C., Kyrola, A., and Hellerstein, J. M. Distributed graphlab: A framework for machine learning and data mining in the cloud. Proc. VLDB Endow. 5, 8 (Apr. 2012), 716-727.
26. Luo, L., Wong, M., and Hwu, W.-m. An effective gpu implementation of breadth-first search. In Proceedings of the 47th design automation conference (2010), ACM, pp. 52-55.
27. Mars, J., Tang, L., Hundt, R., Skadron, K., and Soffa, M. L. Bubble-up: Increasing utilization in modern warehouse scale computers via sensible co-locations. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture (New York, NY, USA, 2011), MICRO-44, ACM, pp. 248-259.
28. Menychtas, K., Shen, K., and Scott, M. L. Disengaged scheduling for fair, protected access to fast computational accelerators. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (New York, NY, USA, 2014), ASPLOS '14, ACM, pp. 301-316.
29. Nguyen, D., Lenharth, A., and Pingali, K. A lightweight infrastructure for graph analytics. In Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles (New York, NY, USA, 2013), SOSP '13, ACM, pp. 456-471.
30. Nilakant, K., and Yoneki, E. On the efficacy of apus for heterogeneous graph computation. In Fourth Workshop on Systems for Future Multicore Architectures (2014).
31. NVIDIA. NVIDIA Compute Visual Profiler, 4.0 ed. NVIDIA Corporation, Santa Clara, California, May 2011.
32. Phothilimthana, P. M., Ansel, J., Ragan-Kelley, J., and Amarasinghe, S. Portable performance on heterogeneous architectures. In Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems (New York, NY, USA, 2013), ASPLOS '13, ACM, pp. 431-444.
33. Phull, R., Li, C.-H., Rao, K., Cadambi, H., and Chakradhar, S. Interference-driven resource management for gpu-based heterogeneous clusters. In Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing (New York, NY, USA, 2012), HPDC '12, ACM, pp. 109-120.
34. Ravi, V. T., Becchi, M., Agrawal, G., and Chakradhar, S. Supporting gpu sharing in cloud environments with a transparent runtime consolidation framework. In Proceedings of the 20th international symposium on High performance distributed computing (New York, NY, USA, 2011), HPDC '11, ACM, pp. 217-228.
35. Ravi, V. T., Becchi, M., Jiang, W., Agrawal, G., and Chakradhar, S. Scheduling concurrent applications on a cluster of cpu-gpu nodes. In Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (ccgrid 2012) (Washington, DC, USA, 2012), CCGRID '12, IEEE Computer Society, pp. 140-147.
36. Rossbach, C. J., Currey, J., Silberstein, M., Ray, B., and Witchel, E. Ptask: Operating system abstractions to manage gpus as compute devices. In Proceedings of the Twenty-Third ACM Symposium on Operating Systems Principles (New York, NY, USA, 2011), SOSP '11, ACM, pp. 233-248.
37. Rossbach, C. J., Yu, Y., Currey, J., Martin, J.-P., and Fetterly, D. Dandelion: A compiler and runtime for heterogeneous systems. In Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles (New York, NY, USA, 2013), SOSP '13, ACM, pp. 49-68.
38. Wu, H., Diamos, G., Sheard, T., Aref, M., Baxter, S., Garland, M., and Yalamanchili, S. Red fox: An execution environment for relational query processing on gpus. In Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization (New York, NY, USA, 2014), CGO '14, ACM, pp. 44:44-44:54.
39. Zhang, Y., and Owens, J. D. A quantitative performance analysis model for gpu architectures. In 17th International Conference on High-Performance Computer Architecture (HPCA-17) (San Antonio, TX, USA, February 2011), IEEE Computer Society, pp. 382-393.