A 3.3 V-110 MHz 10-bit CMOS current-mode DAC

2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings

Volumn , Issue , 2002, Pages 173-176

  Park, Sung Yong ^a   Cho, Hyun Ho ^a   Yoon, Kwang Sub ^a  

^a Inha University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

RANDOM ERRORS;

CONVERSION RATES; CURRENT MODE; DEGLITCH CIRCUIT; GLITCH ENERGY; LINEARITY ERRORS; SYSTEM ERRORS;

DIGITAL TO ANALOG CONVERSION;

EID: 84966430798     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APASIC.2002.1031560     Document Type: Conference Paper

References (10)

1. Geert A. M, Van der Plas, J. Vandenbussche, W, Sansen, "A 14bit Intrinsic Accuracy Q2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, pp, 1708-1718, Dec. 1999
2. Y. Cong, R.L. Geiger, "Switching Sequence Optimization for Gradient Error Compensation in Thermometer-Decoded DAC Arrays," IEEE J. Solid-State Circuits, vol. 47, pp.585-595, July, 2000
3. P. J. Crawley and G. W. Roberts, "Designing operational transconductance amplifiers for low voltage operation," ISCAS 1993, pp.1455-1458.
4. T. Miki, Y. Nakamura, M. nakamura, Y. Akasaka, and Y. Horiba, "An 80-MHz 8bit CMOS D/A converter," IEEE J. Solid-State Circuits, pp.983-998, Dec. 1986.
5. Y. Nakamura, "A 10-b 70-MS/s CMOS D/A converter," Journal of Solid State Circuits, pp. 637-642, Apr. 1991.
6. Ki-Hong Ryu, "A 3.3V 12-Bit High-Speed Current Cell Matrix CMOS DAC," JKPS, pp. 127-131, July 2001.
7. M. Pelgrom, "Matching Properties of MOS Transistors," Journal of Solid State Circuits, pp. 1433-1440, Oct. 1989.
8. Neil Weste, "Principles of CMOS VLSI Design," pp.137-141, 1985.
9. J. Bastos, "Influence of Die Attachment on MOS Transistor Matching," Journal of Solid State Circuits, pp. 209-218, May. 1997
10. A. Van den Bosch, "An Accurate Statistical Yield Model For CMOS Current-Steering D/A Converters," ISCAS, pp. 105-108, May, 2000