Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 7, 2000, Pages 585-595

  Cong, Yonghua ^a   Geiger, Randall L ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BOUNDARY CONDITIONS; COMPUTER SIMULATION; CONVERGENCE OF NUMERICAL METHODS; DECODING; ERROR COMPENSATION; INTEGRAL EQUATIONS; OPTIMIZATION; SWITCHING CIRCUITS;

GRADIENT ERROR COMPENSATION; SWITCHING SEQUENCES; THERMOMETER-DECODED DIGITAL TO ANALOG CONVERTERS (DAC);

DIGITAL TO ANALOG CONVERSION;

EID: 0034229950     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.850417     Document Type: Article

References (9)

1. G. Van der Plas, J. Vandenbussche, W. Sansen, M. Steyaert, and G. Gielen, "A 14-bit intrinsic accuracy Q2 random walk CMOS DAC," IEEE]. Solid-State Circuits, vol. 34, pp. 1708-1718, Dec. 1999.
2. J. Bastos, A. Marques, M. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
3. C. Lin and K. Bull, "A 10-b,500-Msamples/s CMOS in 0.6 mm2," IEEE J. Solid-State Circuits, vol. 33, pp. 1948-1958, Dec. 1998.
4. Y. Nakamura, T. Miki, A. Maeda, H. Kondoh, and N. Yazawa, "A 10-bit 70 MS/s CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 26, pp. 637-642, Apr. 1991.
5. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y Akasaka, and Y Horiba, "An 80-MHz 8-bit CMOS D/A converter," IEEEJ. Solid-State Circuits, vol. SC-21, pp. 983-988, Dec. 1986.
6. B. Henriques and J. Franca, "A high-speed programmable CMOS interface system combining D/A conversion and FIR filtering," IEEE J. Solid-State Circuits, vol. 29, pp. 972-977, Aug. 1994.
7. J. Bastos, M. Steyaert, and W. Sansen, "A high yield 12-bit 250-MS/s CMOS D/A converter," in Proc. IEEE 1996 Custom Integrated Circuits Conf., May 1996, pp. 431-34.
8. J. Bastos, M. Steyaert, A. Pergoot, and W. Sansen, "Influence of die attachment on MOS transistor matching," IEEE Trans. Semiconduct. Manufact., vol. 10, pp. 209-217, May 1997.
9. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEEJ. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.