Spintronic majority gates

Technical Digest - International Electron Devices Meeting, IEDM

Volumn 2016-February, Issue , 2015, Pages 32.5.1-32.5.4

  Radu, I P ^a   Zografos, O ^a   Vaysset, A ^a   Ciubotaru, F ^a   Yan, J ^a   Swerts, J ^a   Radisic, D ^a   Briggs, B ^a   Soree, B ^a   Manfrini, M ^a   Ercken, M ^a   Wilson, C ^a   Raghavan, P ^a   Sayan, S ^a   Adelmann, C ^a   Thean, A ^a   Amaru, L ^b   Gaillardon, P E ^b   De Micheli, G ^b   Nikonov, D E ^c   Manipatruni, S ^c   Young, I A ^c   more..

^a IMEC   (Belgium)

^b EPFL   (Switzerland)

^c INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRON DEVICES; MAGNETOELECTRONICS; SPIN WAVES;

MAJORITY GATES; OPERATING CONDITION; SPIN TORQUE;

RECONFIGURABLE HARDWARE;

EID: 84963994544     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2015.7409816     Document Type: Conference Paper

References (11)

1. D. Nikonov and I. Young, "Overview of beyond-cmos devices and a uniform methodology for their benchmarking," Proc. of the IEEE, vol. 101, no. 12, pp. 2498-2533, Dec 2013.
2. L. Amaru, P.-E. Gaillardon, and G. De Micheli, "Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization," in Proc. of the 51st Annual Design Automation Conf., ser. DAC '14, 2014, pp. 1-6B.
3. B. Behin-Aein, et al, "Proposal for an all-spin logic device with builtin memory". Nature Nanotech vol. 5, pp. 266 2010.
4. Nikonov, D.E. et al. "Proposal of a Spin Torque Majority Gate Logic" Electron. Dev. Lett. Vol. 32, pp.: 1128-1130, 2011
5. D. E. Nikonov, G. I. Bourianoff, "Recent progress, opportunities and challenges for beyond-CMOS information processing technologies", ECS Trans., v. 35, no. 2, pp. 43-53, May 2011
6. A. A. Khitun and K. L. Wang, "Nano scale computational architectures with spin wave bus," Superlattices and Microstructures, vol. 38, no. 3, pp. 184-200, 2005.
7. A. A. Khitun, et al., Non-volatile magnonic logic circuits engineering, Journal of Applied Physics, 110:034306, Aug. 2011.
8. Dutta et al. "Non-volatile Clocked Spin Wave Interconnect for Beyond-CMOS Nanomagnet Pipelines" Scien. Reports vol. 5, pp. 09861, 2015.
9. O. Zografos et al. "Design and Benchmarking of Hybrid CMOS-Spin Wave Device Circuits Compared to 10nm CMOS"IEEE Nano 2015.
10. S. Cherepov et al. "Electric-field-induced spin wave generation using multiferroic magnetoelectric cells" Appl. Phys. Lett. Vol. 104,pp 082403, 2014.
11. M. Jamali et al. "Spin wave nonreciprocity for logic device applications" Scien. Reports vol. 3, pp. 03160, 2015.