Input space adaptive embedded software synthesis

Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002

Volumn , Issue , 2002, Pages 711-718

  Wang, Weidong ^a   Raghunathan, A ^b   Lakshminarayana, G ^b   Jha, N K ^a  

^a PRINCETON UNIVERSITY   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTER AIDED DESIGN; DESIGN; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ENERGY CONSERVATION; ENERGY UTILIZATION;

COMPILER TRANSFORMATIONS; EMBEDDED PROCESSORS; ENERGY DELAY PRODUCT; IMPROVING PERFORMANCE; INPUT-SPACE ADAPTIVE; PERFORMANCE OPTIMIZATIONS; PRE-PROCESSING STEP; REDUCE ENERGY CONSUMPTION;

PROGRAM COMPILERS;

EID: 84962315066     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2002.995018     Document Type: Conference Paper

References (23)

1. "The Compaq Itsy Pocket Computer Project. (http://www.research.compaq.com/wrl/projects/itsy/index.html).".
2. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step towards software power minimization," IEEE Trans. VLSI Systems, vol. 2, pp. 437-445, Dec. 1994.
3. N. Bellas, I. Hajj, C. Polychronopoulos, and G. Stamoulis, "Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors," in Proc. Int. Symp. Low Power Electronics & Design, pp. 70-75, Aug. 1998.
4. T. Simunic, G. De Micheli, and L. Benini, "Energy-efficient design of battery-powered embedded systems," in Proc. Int. Symp. Low Power Electronics & Design, pp. 212-217, Aug. 1999.
5. E. Macii, A. Macii, M. Poncino, and L. Benini, "Selective instruction compression for memory energy reduction in embedded systems," in Proc. Int. Symp. Low Power Electronics & Design, pp. 206-211, Aug. 1999.
6. H. Lekatsas, J. Henkel, and W. Wolf, "Code compression for low power embedded system design," in Proc. Design Automation Conf., pp. 294-299, June 2000.
7. D. Marculescu, "Profile-driven code execution for low power dissipation," in Proc. Int. Symp. Low Power Electronics and Design, pp. 253-255, Aug. 2000.
8. S. Manne, D. Grunwald, and A. Klauser, "Pipeline gating: Speculation control for energy reduction," in Proc. Int. Symp. Computer Architecture, pp. 1-10, June 1998.
9. M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye, "Influence of compiler optimization on system power," in Proc. Design Automation Conf., pp. 304-307, June 2000.
10. T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms. McGraw Hill, New York, 1990.
11. J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," IEEE Trans. Computers, vol. 30, pp. 478-490, July 1981.
12. B. Calder, P. Feller, and A. Eustace, "Value profiling and optimization," J. Instruction-level Parallelism (http://www.jilp.org/), vol. 1, pp. 1-6, Mar. 1999.
13. R. Muth, S. Watterson, and S. Debray, "Code specialization based on value profiles," in Proc. Int. Static Analysis Symposium, pp. 340-359, June 2000.
14. E. Chung and L. Benini, "Automatic source code specialization for energy reduction," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 2001.
15. W. Wang, G. Lakshminarayana, A. Raghunathan, and N. K. Jha, "Input space adaptive design: A high-level methodology for energy and performance optimization," in Proc. Design Automation Conf., pp. 738-743, June 2001.
16. R. Sedgewick, Algorithms in C++. Addison-Wesley, Reading, MA, 1992.
17. R. P. Dick, G. Lakshminarayana, A. Raghunathan, and N. K. Jha, "Power analysis of embedded operating systems," in Proc. Design Automation Conf., pp. 312-315, June 2000.
18. A. Sinha and A. Chandrakasan, "JouleTrack - A web based tool for software energy profiling," in Proc. Design Automation Conf., pp. 220-225, June 2001.
19. A. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques, and Tools. Addison-Wesley, Reading, MA, 1985.
20. D. Marculescu, R. Marculescu, and M. Pedram, "Information theoretic measures for energy consumption at the register-transfer level," in Proc. Int. Symp. Low Power Design, pp. 81-86, Apr. 1995.
21. F. N. Najm, "Towards a high-level power estimation capability," in Proc. Int. Symp. Low Power Design, pp. 87-92, Apr. 1995.
22. G. Lakshminarayana and N. K. Jha, "FACT: A framework for applying throughput and power optimizing transformations to controlflow intensive behavioral descriptions," IEEE Trans. Computer-Aided Design, vol. 18, pp. 1577-1594, Nov. 1999.
23. A. V. Oppenheim and R. W. Schafer, Digital Signal Processing. Prentice Hall, Englewood Cliffs, NJ, 1975.