FACT: A framework for applying throughput and power optimizing transformations to control-flow-intensive behavioral descriptions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 11, 1999, Pages 1577-1594

  Lakshminarayana, Ganesh ^a   Jha, Niraj K ^b  

^a NEC LABORATORIES AMERICA   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SYSTEMS PROGRAMMING; FORMAL LOGIC; MATHEMATICAL TRANSFORMATIONS; OPTIMIZATION;

CONTROL-FLOW INTENSIVE BEHAVIORS; THROUGHPUT OPTIMIZATION;

COGNITIVE SYSTEMS;

EID: 0033322749     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.806804     Document Type: Article

References (28)

1. D. F. Bacon, S. L. Graham, and O. J. Sharp, "Compiler transformations for high-performance computing," ACM Computing Surveys, vol. 26, pp. 346-420, Dec. 1994.
2. A. V. Aho and J. D. Ullman, Principles of Compiler Design. New Delhi, India: Narosa, 1985.
3. D. J. Kuck, High Performance Computing: Challenges for Future Systems. New York: Oxford Univ. Press, 1996.
4. A. Aiken, A. Nikolau, and S. Novack, "Resource-constrained software pipelining," IEEE Trans. Parallel Distrib. Syst., vol. 6, pp. 1248-1269, Dec. 1995.
5. R. Bringmann, "Enhancing instruction level parallelism through compiler-controlled speculation," Ph.D. dissertation, Dept. Comput. Sci., Univ. Illinois at Urbana-Champaign, 1995.
6. M. W. Hall, K. Kennedy, and K. S. McKinley, "Interprocedural transformations for parallel code generation," in Proc. Supercomputing, pp. 424-434, Dec. 1991.
7. P. P. Chang, S. A. Mahlke, and W. W. Hwu, "Using profile information to assist classic code optimizations," Software Practice Exp., vol. 21, Dec. 1991, pp. 1301-1321.
8. K. Pettis and R. C. Hansen, "Profile guided code positioning," in Proc. SIGPLAN Conf. Programming Language Design & Implementation, 1990, pp. 16-27.
9. M. Potkonjak and J. Rabaey, "Maximally fast and arbitrarily fast implementation of linear computations," in Proc. Int. Conf. ComputerAided Design, Nov. 1992, pp. 304-308.
10. Z. Iqbal, M. Potkonjak, S. Dey, and A. Parker, "Critical path minimiza-tion using retiming and algebraic speedup," in Proc. Design Automation Conf., June 1993, pp. 573-577.
11. M. Potkonjak and J. Rabaey, "Optimizing resource utilization using transformations," IEEE Trans. Computer-Aided Design, vol. 13, pp. 277-292, Mar. 1994.
12. A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Brodersen, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, vol. 14, pp. 12-51, Jan. 1995.
13. A. Chatterjee and R. K. Roy, "Synthesis of low power DSP circuits using activity metrics," in Proc. Int. Conf. VLSI Design, Jan. 1994, pp. 255-270.
14. C. Wang and K. K. Parhi, "High-level DSP synthesis using concurrent transformations, scheduling, and allocation," IEEE Trans. ComputerAided Design, vol. 14, pp. 274-295, Mar. 1995.
15. I. Hong, D. Kirovski, and M. Potkonjak, "Potential-driven statistical ordering of transformations," in Proc. Design Automation Conf., June 1997, pp. 347-352.
16. J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," IEEE Trans. Comput., vol. C-30, pp. 478-490, July 1981.
17. H. Trickey, "Flamel: A high-level hardware compiler," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 259-269, Mar. 1987.
18. R. A. Walker and D. E. Thomas, "Behavioral transformations for algorithmic level ic design," IEEE Trans. Computer-Aided Design, vol. 8, pp. 1115-1128, Oct. 1989.
19. A. Nicolau and R. Potasman, "Incremental tree height reduction for high level synthesis," in Proc. Design Automation Conf., June 1991, pp. 770-774.
20. J. Li and R. K. Gupta, "HDL optimization using timed decision tables," in Proc. Design Automation Conf., June 1996, pp. 51-54.
21. S. Amellal and B. Kaminska, "Functional synthesis of digital systems with TASS," IEEE Trans. Computer-Aided Design, vol. 13, pp. 537-552, May 1994.
22. S. Bhattacharya, S. Dey, and F. Brglez, "Performance analysis and optimization of schedules for conditional and loop-intensive specifications," in Proc. Design Automation Conf., June 1994, pp. 491-4196.
23. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1988.
24. G. Lakshminarayana, K. S. Khouri, and N. K. Jha, "Wavesched: A novel scheduling technique for control-flow-intensive behavioral descriptions," in Proc. Int. Conf. Computer-Aided Design, Nov. 1997, pp. 244-251.
25. D. D. Gajski, N. Dutt, A. Wu, and S. Lin, High-Level Synthesis: Introduction to Chip and System Design. Boston, MA: Kluwer Academic, 1992.
26. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. Palo Alto, CA: Morgan Kaufmann, 1990.
27. R. E. Hank, "Region-Based Compilation," Ph.D. dissertation, Dept. Comput. Sci., Univ. Illinois at Urbana-Champaign, 1996.
28. K. S. Khouri, G. Lakshminarayana, and N. K. Jha, "IMPACT: A highlevel synthesis system for low power control-flow-intensive circuits," in Proc. Design Automation & Test in Europe Conf., Feb. 1998, pp. 848-854.