Input space adaptive design: A high-level methodology for energy and performance optimization

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 738-743

  Wang, W ^a   Raghunathan, A ^a   Lakshminarayana, G ^a   Jha, N K ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATION; COMBINATORIAL CIRCUITS; COMPUTER PROGRAM LISTINGS; ENERGY UTILIZATION; OPTIMIZATION;

INPUT SPACE ADAPTIVE DESIGN;

EMBEDDED SYSTEMS;

EID: 0034848285     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. Application-specific memory management for embedded systems using software-controlled caches
2. Architectural adaptation in MORPH
3. Reconfiguration for power saving in real-time motion estimation
4. Reconfigurable low energy multiplier for multimedia system design
5. DCT computation with minimal average number of operations
6. An input dependent algorithm for the inverse discrete wavelet transform
7. Precomputation-based sequential logic optimization for low power
8. Telescopic units: A new paradigm for performance optimization of VLSI designs
9. Integrating variable-latency components into highlevel synthesis
10. Common case computation: A high-level power optimization technique
11. Information theoretic measures for energy consumption at the register-transfer level
12. Towards a high-level power estimation capability
13. Optimizing power using transformations
14. FACT: A framework for applying throughput and power optimizing transformations to control-flow intensive behavioral descriptions
15. Behavioral level power estimation and exploration
16. High-level synthesis of low-power control-flow intensive circuits