An Energy Efficiency Feature Survey of the Intel Haswell Processor

Proceedings - 2015 IEEE 29th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2015

Volumn , Issue , 2015, Pages 896-904

  Hackenberg, Daniel ^a   Schöne, Robert ^a   Ilsche, Thomas ^a   Molka, Daniel ^a   Schuchart, Joseph ^a   Geyer, Robin ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Benchmark testing; Energy measurement; Frequency measurement; Power demand; Random access memory; Regulators; Voltage control

Indexed keywords

DYNAMIC FREQUENCY SCALING; ELECTRIC CURRENT REGULATORS; ELECTRIC POWER MEASUREMENT; PARALLEL PROCESSING SYSTEMS; RANDOM ACCESS STORAGE; VOLTAGE CONTROL; VOLTAGE REGULATORS; VOLTAGE SCALING;

ACTUAL MEASUREMENTS; BENCHMARK TESTING; DYNAMIC VOLTAGE AND FREQUENCY SCALING; ENERGY EFFICIENCY OPTIMIZATIONS; FREQUENCY MEASUREMENTS; FUNDAMENTAL CHANGES; POWER DEMANDS; RANDOM ACCESS MEMORY;

ENERGY EFFICIENCY;

EID: 84962251153     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPSW.2015.70     Document Type: Conference Paper

References (30)

1. E. Burton, G. Schrom, F. Paillet, J. Douglas, W. Lambert, K. Radhakrishnan, and M. Hill, "FIVR - Fully integrated voltage regulators on 4th generation Intel Core SoCs," in Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE, March 2014, pp. 432-439.
2. Intel 64 and IA-32 Architectures Optimization Reference Manual, Intel, Sep 2014, order Number: 248966-030. [Online]: http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf
3. A. Fog, "The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers," online, Copenhagen University College of Engineering, August 2014. [Online]: http://agner.org/optimize/microarchitecture.pdf
4. M. Yuffe, M. Mehalel, E. Knoll, J. Shor, T. Kurts, E. Altshuler, E. Fayneh, K. Luria, and M. Zelikson, "A Fully Integrated Multi-CPU, Processor Graphics, and Memory Controller 32-nm Processor," Solid-State Circuits, IEEE Journal of, vol. 47, no. 1, pp. 194-205, 1 2012.
5. N. Kurd, M. Chowdhury, E. Burton, T. Thomas, C. Mozak, B. Boswell, M. Lal, A. Deval, J. Douglas, M. Elassal, A. Nalamalpu, T. Wilson, M. Merten, S. Chennupaty, W. Gomes, and R. Kumar, "Haswell: A family of IA 22nm processors," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International, 2 2014, pp. 112-113.
6. Intel Xeon Processor E5 v3 Family Uncore Performance Monitoring Reference Manual, Intel, 9 2014. [Online]: http://www.intel.com/content/dam/www/public/us/en/zip/xeon-e5-v3-uncore-performance-monitoring.zip
7. C. Park, R. Badeau, L. Biro, J. Chang, T. Singh, J. Vash, B. Wang, and T. Wang, "A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise XeonR processor." in ISSCC, 2010, pp. 180-181.
8. Intel Xeon Processor E5-2600 Product Family Uncore Performance Monitoring Guide, Intel, 3 2012. [Online]: http://www.intel.com/content/dam/www/public/us/en/documents/design-guides/xeon-e5-2600-uncore-guide.pdf
9. S. Rusu, H. Muljono, D. Ayers, S. Tam, W. Chen, A. Martin, S. Li, S. Vora, R. Varada, and E. Wang, "5.4 Ivytown: A 22nm 15-core enterprise Xeon processor family," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International, Feb 2014, pp. 102-103.
10. Intel® Xeon® Processor E5 v3 Product Family-Processor Specification Update, Intel, 1 2015. [Online]: http://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/xeon-e5-v3-spec-update.pdf
11. Intel® Xeon® Processor E5-1600 and E5-2600 v3 Product Families, Volume 1 of 2, Electrical Datasheet, Intel Corporation, Sep 2014.
12. K. Sistla, J. Shrall, S. Gunther, E. Rotem, A. Naveh, E. Weissmann, A. Aggarwal, M. Rowland, A. Varma, I. Steiner et al., "User Level Control Of Power Management Policies," Aug. 9 2012, US Patent App. 13/326,586. [Online]: http://www.google.com/patents/US20120204042
13. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A, 3B, and 3C: System Programming Guide, Intel, Sep 2014.
14. M. Bhandaru, E. Dehaemer, S. Ho, S. Bobholz, and C. POIRIER, "Method and apparatus for per core performance states," Sep. 19 2013, patent App. PCT/US2012/028,923. [Online]: http://www.google.com/patents/WO2013137865A1?cl=en
15. M. Bhandaru, A. Varma, J. Vash, M. Wong-Chan, E. Dehaemer, S. POIRIER, and S. Bobholz, "Dynamically controlling interconnect frequency in a processor," Sep. 19 2013, patent App. PCT/US2012/028,902. [Online]: http://www.google.com/patents/WO2013137862A1?cl=en
16. G. Lento, "Optimizing Performance with Intel Advanced Vector Extensions," online, September 2014. [Online]: http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/performance-xeon-e5-v3-advanced-vector-extensions-paper.pdf
17. M. Bhandaru and E. Dehaemer, "Providing energy efficient turbo operation of a processor," Sep. 19 2013, patent App. PCT/US2012/028,865. [Online]: http://www.google.com/patents/WO2013137859A1?cl=en
18. C. Gianos, "Intel Xeon Processor E5-2600 v3 Product Family Architectural Overview," in IHPCC, 2014. [Online]: http://ihpcc2014.com/pdf/IntelR%20XeonR%20Processor% 20E5-2600%20v3%20Overview%20for%20SC14.pdf
19. 4 Channel Power Meter LMG450, User manual, ZES ZIMMER Electronic Systems, 2009.
20. D. Hackenberg, T. Ilsche, R. Schöne, D. Molka, M. Schmidt, and W. E. Nagel, "Power measurement techniques on standard compute nodes: A quantitative comparison," in Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium on, 2013. [Online]: http://dx.doi.org/10.1109/ISPASS.2013.6557170
21. Intel® Xeon® Processor E5-1600 and E5-2600 v3 Product Families, Volume 2 of 2, Registers Datasheet, Intel Corporation, Sep 2014.
22. J. Treibig, G. Hager, and G. Wellein, "LIKWID: A Lightweight Performance-Oriented Tool Suite for x86 Multicore Environments," in Proceedings of the 2010 39th International Conference on Parallel Processing Workshops, ser. ICPPW '10. Washington, DC, USA: IEEE Computer Society, 2010, pp. 207-216. [Online]: http://dx.doi.org/10.1109/ICPPW.2010.38
23. D. Hackenberg, R. Oldenburg, D. Molka, and R. Schöne, "Introducing FIRESTARTER: A processor stress test utility," in International Green Computing Conference (IGCC), 2013. [Online]: http://dx.doi.org/10.1109/IGCC.2013.6604507
24. B. Rountree, D. H. Ahn, B. R. de Supinski, D. K. Lowenthal, and M. Schulz, "Beyond DVFS: A first look at performance under a hardware-enforced power bound," in Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2012 IEEE 26th International. IEEE, 2012, pp. 947-953.
25. "Advanced Configuration and Power Interface (ACPI) specification, revision 5.0 Errata A," Hewlett-Packard Corporation, Intel Corporation, Microsoft Corporation, Phoenix Technologies Ltd., Toshiba Corporation, Nov. 2013. [Online]: http://www.acpi.info/
26. A. Mazouz, A. Laurent, B. Pradelle, and W. Jalby, "Evaluation of CPU frequency transition latency," Computer Science - Research and Development, 2014. [Online]: http://dx.doi.org/10.1007/s00450-013-0240-x
27. R. Schöne, D. Molka, and M. Werner, "Wake-up latencies for processor idle states on current x86 processors," Computer Science-Research and Development, 2014. [Online]: http://dx.doi.org/10.1007/s00450-014-0270-z
28. D. Molka, D. Hackenberg, R. Schöne, and M. S. Müller, "Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System," in PACT '09: Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques. Washington, DC, USA: IEEE Computer Society, 2009, pp. 261-270.
29. R. Schöne, D. Hackenberg, and D. Molka, "Memory performance at reduced CPU clock speeds: an analysis of current x86 64 processors," in Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems, ser. HotPower'12. Berkeley, CA, USA: USENIX Association, 2012, pp. 9-9. [Online]: http://dl.acm.org/citation.cfm?id=2387869.2387878
30. D. Molka, D. Hackenberg, R. Schöne, and M. S. Müller, "Characterizing the Energy Consumption of Data Transfers and Arithmetic Operations on x86-64 Processors," in Proceedings of the 1st International Green Computing Conference. IEEE, 2010, pp. 123-133.