A fully integrated multi-CPU, processor graphics, and memory controller 32-nm processor

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 1, 2012, Pages 194-205

  Yuffe, Marcelo ^a   Mehalel, Moty ^a   Knoll, Ernest ^a   Shor, Joseph ^a   Kurts, Tsvika ^a   Altshuler, Eran ^a   Fayneh, Eyal ^a   Luria, Kosta ^a   Zelikson, Michael ^a  

^a INTEL CORPORATION   (Israel)

Author keywords

Clocking; Intel second generation core; low Vccmin; modularity; power gates; thermal sensors

Indexed keywords

CLOCKING; LOW VCCMIN; MODULARITY; POWER GATES; SECOND GENERATION; THERMAL SENSORS;

CLOCKS; ELECTRIC POWER TRANSMISSION; MICROPROCESSOR CHIPS; SENSORS;

CLOCK DISTRIBUTION NETWORKS;

EID: 84870642148     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2167814     Document Type: Article

References (8)

1. "Intel® 64 and IA-32ArchitecturesOptimization Reference Manual," [Online]. Available: http://www.intel.com/Assets/PDF/manual/ 248966.pdf
2. F. Seevinck and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE Journal of Solid-State Circuits, vol. SC-22, no. 5, pp. 748-754, Oct. 1987.
3. S. Rusu et al., "A 45 nm 8-core enterprise Xeon processor," in ISSCC Tech. Dig. Papers, 2009.
4. E. Fayneh and E. Knoll, "Clock generation and distribution for intel banias mobile microprocessor," in Proc. VLSI Circuits Symp., 2003, pp. 17-20.
5. E. Rotem, A. Mendelson, R. Ginosar, and U. Weiser, "Multiple clock and voltage domains for chip multi processors," in Proc. 42nd Annu. IEEE/ACM Int. Symp. Micro Architecture (MICRO 42), New York, 2009, pp. 459-468.
6. J. Shor, "Low noise linear voltage regulator for use as an on-chip PLL supply in microprocessors," in Proc. IEEE Int. Symp. Circuit Syst., Paris, France, May 30, 2010, pp. 841-844.
7. D. Duarte, G. Geannopoulos, U. Mughal, K. L. Wong, and G. Taylor, "Temperature sensor design in a high volume manufacturing 65 nm CMOS digital process," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2007, pp. 221-224.
8. K. Luria and J. Shor, "Miniaturized CMOS thermal sensor array for temperature gradient measurement in microprocessors," in Proc. IEEE Int. Symp. Circuit Syst., Paris, France, May 30, 2010, pp. 1855-1858.