The VINEYARD approach: Versatile, integrated, accelerator-based, heterogeneous data centres

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 9625, Issue , 2016, Pages 3-13

  Kachris, Christoforos ^a   Soudris, Dimitrios ^a   Gaydadjiev, Georgi ^b   Nguyen, Huy Nam ^c   Nikolopoulos, Dimitrios S ^d   Bilas, Angelos ^e   Morgan, Neil ^f   Strydis, Christos ^g   Tsalidis, Christos ^h   Balafas, John ⁱ   Jimenez Peris, Ricardo ^j   Almeida, Alexandre ^k  

^a INSTITUTE OF COMMUNICATION AND COMPUTER SYSTEMS   (Greece)

^b Scientific Advisory Board of Maxeler Technologies   (United Kingdom)

^c Bull Systems   (France)

^d QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

^e INSTITUTE OF COMPUTER SCIENCE   (Greece)

^f SCIENCE AND TECHNOLOGY FACILITIES COUNCIL   (United Kingdom)

^g Neurasmus BV   (Netherlands)

^h Neurocom Luxembourg   (Luxembourg)

ⁱ ATHEX   (Greece)

^j LeanXcale SL   (Spain)

^k Globaz   (Portugal)

more..

Author keywords

Big data; Data centre; Hardware accelerators; Heterogeneous

Indexed keywords

ACCELERATION; COMPUTER HARDWARE; DISTRIBUTED COMPUTER SYSTEMS; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; GENERAL PURPOSE COMPUTERS; HARDWARE; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE; SOCIAL SCIENCES COMPUTING;

DATA CENTRES; FINANCIAL APPLICATIONS; GENERAL PURPOSE PROCESSORS; HARDWARE ACCELERATORS; HETEROGENEOUS; HETEROGENEOUS COMPUTING SYSTEM; HIGH-LEVEL PROGRAMMING FRAMEWORKS; PROGRAMMABLE HARDWARE;

BIG DATA;

EID: 84961282120     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-319-30481-6_1     Document Type: Conference Paper

References (16)

1. Cisco Visual Networking Index: Global Mobile Data Traffic Forecast Update, 2014–2019. White Paper, Cisco, Inc
2. Esmaeilzadeh, H., Blem, E., Amant, R.S., Sankaralingam, Karthikeyan, Burger, Doug: Power challenges may end the multicore era. Commun. ACM 56(2), 93–102 (2013)
3. Esmaeilzadeh, H., Blem, E., St, R., Amant, K.S., Burger, D.: Dark silicon and the end of multicore scaling. In: Proceedings of the 38th Annual International Symposium on Computer Architecture, ISCA 2011, pp. 365–376. ACM, New York (2011)
4. Hardavellas, N., Ferdman, M., Falsafi, B., Ailamaki, A.: Toward dark silicon in servers. IEEE Micro 31(4), 6–15 (2011)
5. Lindtjorn, O., Clapp, R., Pell, O., Haohuan, F., Flynn, M., Mencer, O.: Beyond traditional microprocessors for geoscience high-performance computing applications. IEEE Micro 31(2), 41–49 (2011)
6. Weston, S., Spooner, J., Racaniere, S., Mencer, O.: Rapid computation of value and risk for derivatives portfolios. Concurr. Comput. Pract. Exper. 24(8), 880–894 (2012)
7. Clark, D. Maxeler makes waves with dataflow design. Wall Street J. Blog 13 (2011)
8. Bueno, J., Martorell, X., Badia, R.M., Ayguadé, E., Labarta, J.: Implementing OmpSs support for regions of data in architectures with multiple address spaces. In: Proceedings of the 27th International ACM Conference on International Conference on Supercomputing, ICS 2013, pp. 359–368. ACM, New York (2013)
9. Shan, Y., Wang, B., Jing Yan, Y., Wang, N.X., Yang, H.: FPMR: MapReduce framework on FPGA. In: Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2010, pp. 93–102. ACM, New York (2010)
10. Athanas, P., Kepa, K., Shagrithaya, K.: Enabling development of OpenCL applications on FPGA platforms. In: Proceedings of the IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), ASAP 2013, pp. 26–30. IEEE Computer Society, Washington, DC (2013)
11. Owaida, M., Bellas, N., Daloukas, K., Antonopoulos, C.D.: Synthesis of platform architectures from OpenCL programs. In: Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2011, pp. 186–193. IEEE Computer Society, Washington, DC (2011)
12. Pan, H., Hindman, B., Asanović, K.: Composing parallel software efficiently with lithe. In: Proceedings of the 31st ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2010, pp. 376–387. ACM, New York (2010)
13. Becchi, M., Sajjapongse, K., Graves, I., Procter, A., Ravi, V., Chakradhar, S.: A virtual memory based runtime to support multi-tenancy in clusters with GPUs. In: Proceedings of the 21st International Symposium on High-Performance Parallel and Distributed Computing, HPDC 2012, pp. 97–108. ACM, New York (2012)
14. Wang, W., Bolic, M., Parri, J.: pvFPGA: accessing an FPGA-based hardware accelerator in a paravirtualized environment. In: Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2013, pp. 10:1–10:9. IEEE Press, Piscataway (2013)
15. Chen, F., Shan, Y., Zhang, Y., Wang, Y., Franke, H., Chang, X., Wang, K.: Enabling FPGAs in the cloud. In: Proceedings of the 11th ACM Conference on Computing Frontiers, CF 2014, pp. 3:1–3:10. ACM, New York (2014)
16. Smaragdos, G., Isaza, S., van Eijk, M.F., Sourdis, I., Strydis, C.: FPGA-based biophysically-meaningful modeling of Olivocerebellar neurons. In: Proceedings of the ACM/SIGDA International Symposium on Field-programmable Gate Arrays, FPGA 2014, pp. 89–98. ACM, New York (2014)