PvFPGA: Accessing an FPGA-based hardware accelerator in a paravirtualized environment

2013 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2013

Volumn , Issue , 2013, Pages

  Wang, Wei ^a   Bolic, Miodrag ^a   Parri, Jonathan ^a  

^a UNIVERSITY OF OTTAWA   (Canada)

Author keywords

Coprovisor; FPGA; Hardware accelerator; Paravirtualization; PvFPGA; Shared data pool

Indexed keywords

ACCELERATION; COMPUTER PERIPHERAL EQUIPMENT; DATA TRANSFER; HARDWARE; LAKES; LOADING;

COPROVISOR; HARDWARE ACCELERATORS; PARA-VIRTUALIZATION; PVFPGA; SHARED DATA;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84892632747     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CODES-ISSS.2013.6658997     Document Type: Conference Paper

References (33)

1. M. Armbrust, A. Fox, R. Griffith, A. D. Joseph, R. H. Katz, A. Konwinski, G. Lee, D. A. Patterson, A. Rabkin, I. Stoica, and M. Zaharia. Above the clouds: A berkeley view of cloud computing. University of California, Berkeley, Tech. Rep. UCB-EECS, February 2009.
2. P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, R. Neugebauer, I. Pratt, and A. Warfield. Xen and the art of virtualization. In Proc. of the 19th ACM Symposium on Operating Systems Principles, pp. 164-177, 2003.
3. E. Bugnion, S. Devine, M. Rosenblum, J. Sugerman, E. Y. Wang. Bringing Virtualization to the x86 Architecture with the Original VMware Workstation. ACM Transactions on Computer Systems, vol. 30, no. 4, November 2012.
4. S. Che, J. Li, J. Lach, and K. Skadron. Accelerating compute intensive applications with GPUs and FPGAs. In Proc. of the 6th IEEE Symposium on Application Specific Processors, pp. 101-107, June 2008.
5. D. Chisnall. The Definitive Guide to the Xen Hypervisor (Prentice Hall Open Source Software Development Series). Prentice Hall PTR, Upper Saddle River, NJ, USA, 2007.
6. B. Cope, P. Y. K. Cheung, W. Luk, and S. Witt. Have GPUs made FPGAs redundant in the field of video processing?. In Proc. of the 2005 IEEE International Conference on Field-Programmable Technology, pp. 111-118, 2005.
7. M. Dowty and J. Sugerman. GPU Virtualization on VMware's Hosted I/O Architecture. SIGOPS Operating Systems Review, vol. 43, no. 3, pp. 73-82, July 2009.
8. E. El-Araby, I. Gonzalez, T. El-Ghazawi. Virtualizing and sharing reconfigurable resources in High-Performance Reconfigurable Computing systems. Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications, pp. 1-8, 2008.
9. E. El-Araby, I. Gonzalez. Exploiting partial runtime reconfiguration for High-Performance Reconfigurable Computing. ACM Transactions on Reconfigurable Technology and Systems, vol. 1, no. 4, 2009.
10. M. Frigo and S. G. Johnson. The design and implementation of fftw3. In Proc. of the IEEE, vol. 93, no. 2, pp. 216-231, February 2005.
11. G. Giunta, R. Montella, G. Agrillo and G. Coviello. A GPGPU Transparent Virtualization Component for High Performance Computing Clouds. In Proc. of Euro-Par, pp. 379-391, Heidelberg, 2010.
12. R. P. Goldberg. Architectural principles for virtual computer systems. Ph.D. Thesis. Division of Engineering and Applied Physics, Harvard University Cambridge Massachusetts, 1973.
13. I. Gonzalez, S. Lopez-Buedo, G. Sutter, D. Sanchez-Roman, F. J. Gomez-Arribas, J. Aracil. Virtualization of reconfigurable coprocessors in HPRC systems with multicore architecture. Journal of Systems Architecture, vol. 58, no. 6, pp. 247-256, March 2012.
14. V. Gupta, A. Gavrilovska, K. Schwan, H. Kharche, N. Tolia, V. Talwar, and P. Ranganathan. GViM: GPU-Accelerated Virtual Machines. In Proc. of the 3rd ACM Workshop on System-level Virtualization for High Performance Computing, pp. 17-24, 2009.
15. C. H. Huang, P. A. Hsiung, J. S. Shen. Model-based platform-specific co-design methodology for dynamically partially reconfigurable systems with hardware virtualization and preemption. Journal of Systems Architecture, vol. 56, no. 11, pp. 545-560, August 2010.
16. W. Huang, M. Koop, Q. Gao, and D. K. Panda. Virtual machine aware communication libraries for high performance computing. In Proc. of the ACM/IEEE conference on Supercomputing, November 2007.
17. K. Kim, C. Kim, S.-I. Jung, H. Shin and J.-S. Kim. Inter-domain Socket Communications Supporting High Performance and Full Binary Compatibility on Xen. In Proc. of the 4th International Conference on Virtual Execution Environments, pp. 11-20, 2008.
18. A. Kivity, Y. Kamay, D. Laor, U. Lublin, and A. Liguori. KVM: The Linux Virtual Machine Monitor. In Proc. of the Linux Symposium, pp. 225-230, 2007.
19. H. A. Lagar-Cavilla, N. Tolia, M. Satyanarayanan, and E. de Lara. VMM-independent graphics acceleration. In Proc. of the 3rd International Conference on Virtual Execution Environments, pp. 33-43, June 2007.
20. E. Lübbers. Multithreaded Programming and Execution Models for Reconfigurable Hardware. PhD thesis, Computer Science Department, University of Paderborn, 2010.
21. D. Ongaro, A. L. Cox, and S. Rixner. Scheduling I/O in virtual machine monitors. In Proc. of the 4th International Conference on Virtual Execution Environments, pp. 1-10, 2008.
22. V. T. Ravi, M. Becchi, G. Agrawal, and S. Chakradhar. Supporting GPU sharing in cloud environments with a transparent runtime consolidation framework. In Proc. of the 20th international symposium on High performance distributed computing, pp. 217-228, 2011.
23. M. Sabeghi and K. Bertels. Toward a runtime system for reconfigurable computers: A virtualization approach. Design, Automation & Test in Europe Conference & Exhibition, pp. 1576-1579, April 2009.
24. L. Shi, H. Chen, and J. Sun. vCUDA: GPU Accelerated High Performance Computing in Virtual Machines. IEEE Transactions on Computers, vol. 61, no. 6, pp. 804-816, June 2012.
25. J. Wang, K.-L. Wright, and K. Gopalan. XenLoop: A transparent high performance inter-VM network loopback. In Proc. of the 17th International Symposium on High Performance Distributed Computing, pp. 109-118, June 2008.
26. J. Wiltgen and J. Ayer. Bus Master Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions. Xilinx Corporation, September 2011.
27. C. Young, J. A. Bank, R. O. Dror, J. P. Grossman, J. K. Salmon, and D. E. Shaw. A 32×32×32, spatially distributed 3D FFT in four microseconds on Anton. In Proc. of the Conference on High Performance Computing Networking, Storage and Analysis, 2009.
28. X. Zhang, S. McIntosh, P. Rohatgi, and J. Griffin. XenSocket: A high-throughput interdomain transport for VMs. In Proc. of the 2007 International Conference on Middleware, pp.184-203, 2007.
29. Logi CORE IP Fast Fourier Transform v7.1. Xilinx Corporation, March 2011.
30. Virtex-6 FPGA Integrated Block for PCI Express, Xilinx Corporation, September 2010.
31. Virtex-6 FPGA Memory Interface Solutions, Xilinx Corporation. June 2011.
32. DMA Back-End Core User Guide., Northwest Logic Corporation, 2010.
33. Xen PCI Passthrough, http://wiki.xen.org/wiki/Xen-PCI-Passthrough.