Unified virtual memory support for deep CNN accelerator on soC FPGA

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 9528, Issue , 2015, Pages 64-76

  Xiao, Tao ^a   Qiao, Yuran ^a   Shen, Junzhong ^a   Yang, Qianming ^a   Wen, Mei ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

Accelerator; Coherence; Deep CNN; SoC; Unified virtual memory

Indexed keywords

ACCELERATION; COHERENT LIGHT; COMPUTER ARCHITECTURE; DYNAMIC RANDOM ACCESS STORAGE; ENERGY EFFICIENCY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INFORMATION MANAGEMENT; MEMORY ARCHITECTURE; NETWORK ARCHITECTURE; NEURAL NETWORKS; PARALLEL ARCHITECTURES; PARTICLE ACCELERATORS; RECONFIGURABLE HARDWARE;

COMPUTATIONAL TASK; CONVOLUTIONAL NEURAL NETWORK; DEEP CNN; EFFICIENT MANAGEMENTS; HARDWARE ACCELERATORS; MEMORY MANAGEMENT; PHYSICAL MEMORY; VIRTUAL MEMORY;

SYSTEM-ON-CHIP;

EID: 84959333505     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-319-27119-4_5     Document Type: Conference Paper

References (19)

1. Cascaval, C., Chatterjee, S., Franke, H., Gildea, K., Pattnaik, P.: A taxonomy of accelerator architectures and their programming models. IBM J. Res. Dev. 54(5), 473–482 (2010)
2. Menychtas, K., Shen, K., Scott, M. L.: Disengaged scheduling for fair, protected access to fast computational accelerators. In: Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2014), pp. 301–316. ACM (2014)
3. Abdelgawad, H. M., Safar, M., Wahba, A. M.: High level synthesis of canny edge detection algorithm on zynq platform
4. Vallina, F. M., Kohn, C., Joshi, P.: Zynq all programmable soc sobel filter implementation using the vivado hls tool, vol. XAPP890, pp. 1–16 (2012)
5. Zhang, C., Li, P., Sun, G., Guan, Y., Xiao, B., Cong, J.: Optimizing fpga-based accelerator design for deep convolutional neural networks. In: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 161–170. ACM (2015)
6. Gokhale, V., Jin, J., Dundar, A., Martini, B., Culurciello, E.: A 240 g-ops/s mobile coprocessor for deep neural networks. In: 2014 IEEE Conference on Computer Vision and Pattern Recognition Workshops (CVPRW), pp. 696–701 (2014)
7. Jia, Y., Shelhamer, E., Donahue, J., Karayev, S., Long, J., Girshick, R., Guadarrama, S., Darrell, T.: Caffe: convolutional architecture for fast feature embedding. In: Proceedings of the ACM International Conference on Multimedia, pp. 675–678. ACM (2014)
8. Corbet, J., Rubini, A., Kroah-Hartman, G.: Linux Device Drivers. O’Reilly Media Inc., Sebastopol (2005)
9. Sadri, M., Weis, C., Wehn, N., Benini, L.: Energy and performance exploration of accelerator coherency port using xilinx zynq. In: Proceedings of the 10th FPGAworld Conference, p. 5. ACM (2013)
10. Zynq-7000 All Programmable SoC Technical Reference Manual (UG585), Xilinx. Inc., March 2013
11. Farabet, C., Poulet, C., Han, J. Y., LeCun, Y.: Cnp: an fpga-based processor for convolutional networks. In: International Conference on Field Programmable Logic and Applications, FPL 2009, pp. 32–37. IEEE (2009)
12. Sankaradas, M., Jakkula, V., Cadambi, S., Chakradhar, S., Durdanovic, I., Cosatto, E., Graf, H. P.: A massively parallel coprocessor for convolutional neural networks. In: 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2009, pp. 53–60. IEEE (2009)
13. Krizhevsky, A., Sutskever, I., Hinton, G. E.: Imagenet classification with deep convolutional neural networks. In: Advances in Neural Information Processing Systems, pp. 1097–1105 (2012)
14. PetaLinux Tools User Guide: Board Bringup Guide (UG980), Xilinx. Inc., June 2014
15. Rogers, P., Fellow, C.: Amd heterogeneous uniform memory access (2013)
16. Garg, I. C.: Amd kaveri review: A8-7600 and a10-7850k tested, January 2014. http://www.anandtech.com/show/7677/amd-kaveri-review-a8-7600-a10-7850k/6
17. Berg, T.: Maintaining I/O data coherence in embedded multicore systems. IEEE Micro 29(3), 10–19 (2009)
18. Greenhalgh, P.: Big. little processing with arm cortex-a15 & cortex-a7. ARMWhite paper (2011)
19. Koutras, I., Bartzas, A., Soudris, D.: Efficient memory allocations on a many-core accelerator. In: ARCS Workshops (ARCS), pp. 1–6. IEEE (2012)