Transformation-based verification using generalized retiming

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2102, Issue , 2001, Pages 104-117

  Kuehlmann, Andreas ^a   Baumgartner, Jason ^b  

^a CADENCE DESIGN SYSTEMS   (United States)

^b IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTER SCIENCE; COMPUTERS;

DESIGN REPRESENTATION; FUNCTIONAL RELATION; INPUT-OUTPUT BEHAVIOR; STRUCTURAL SIMPLIFICATION; STRUCTURAL TRANSFORMATION; TRANSFORMATION BASED; TRANSFORMATION ENGINE; VERIFICATION PROBLEMS;

COMPUTER AIDED ANALYSIS;

EID: 84958742074     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44585-4_10     Document Type: Conference Paper

References (16)

1. O. Coudert, C. Berthet, and J. C. Madre, “Verification of synchronous sequential machines based on symbolic execution,” in International Workshop on Automatic Verification Methods for Finite State Systems, Springer-Verlag, June 1989.
2. J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang, “Symbolic model checking: 1020 states and beyond,” in IEEE Symposium on Logic in Computer Science, pp. 428–439, IEEE, June 1990.
3. T. Niermann and J. H. Patel, “HITEC: A test generation package for sequential circuits,” in The European Conference on Design Automation, pp. 214–218, IEEE, February 1991.
4. C. Leiserson and J. Saxe, “Retiming synchronous circuitry,” Algorithmica, vol. 6, pp. 5–35, 1991.
5. J. A. Darringer, D. Brand, J. V. Gerbi, W. H. Joyner, and L. H. Trevillyan, “Logic synthesis through local transformations,” IBM Journal on Research and Development, vol. 25, pp. 272–280, July 1981.
6. A. Gupta, P. Ashar, and S. Malik, “Exploiting retiming in a guided simulation based validation methodology,” in Correct Hardware Design and Verification Methods (CHARME’99), pp. 350–353, September 1999.
7. S. Malik, E. M. Sentovich, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Retiming and resynthesis: Optimizing sequential networks with combinational techniques,” IEEE Transactions on Computer-Aided Design, vol. 10, pp. 74–84, January 1991.
8. G. Hasteer, A. Mathur, and P. Banerjee, “Efficient equivalance checking of multi-phase designs using retiming,” in IEEE International Conference on Computer-Aided Design, pp. 557–561, November 1998.
9. J. Baumgartner, A. Tripp, A. Aziz, V. Singhal, and F. Andersen, “An abtraction algorithm for the verification of generalized C-slow designs,” in Conference on Computer Aided Verification (CAV’00), pp. 5–19, July 2000.
10. C. Leiserson and J. Saxe, “Optimizing synchronous systems,” Journal of VLSI and Computer Systems, vol. 1, pp. 41–67, January 1983.
11. H. J. Touati and R. K. Brayton, “Computing the initial states of retimed circuits,” IEEE Transactions on Computer-Aided Design, vol. 12, pp. 157–162, January 1993.
12. G. Even, I. Y. Spillinger, and L. Stok, “Retiming revisited and reversed,” IEEE Transactions on Computer-Aided Design, vol. 15, pp. 348–357, March 1996.
13. G. Cabodi, S. Quer and F. Somenzi, “Optimizing sequential verification by retiming transformations,” in 37th ACM/IEEE Design Automation Conference, pp. 601–606, June 2000.
14. A. Kuehlmann, M. K. Ganai, and V. Paruthi, “Circuit-based Boolean reasoning,” in Proceedings of the 38th ACM/IEEE Design Automation Conference, ACM/IEEE, June 2001.
15. M. S. Hung, W. O. Rom and A. Waren, Optimization with IBM OSL. Scientific Press, 1993.
16. The VIS Group, “VIS: A system for verification and synthesis,” in Conference on Computer Aided Verification (CAV’96), pp. 428–432, Springer-Verlag, July 1996.