An abstraction algorithm for the verification of generalized C-slow designs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1855, Issue , 2000, Pages 5-19

  Baumgartner, Jason ^a   Tripp, Anson ^a   Aziz, Adnan ^b   Singhal, Vigyan ^c   Andersen, Flemming ^a  

^a IBM   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^c Tempus Fugit Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMPUTER AIDED ANALYSIS; FLIP FLOP CIRCUITS; MODEL CHECKING;

ABSTRACTION ALGORITHMS; BISIMULATION RELATIONS; CYCLE TIME; FULLY AUTOMATED; NETLIST; NUMBER OF STATE; RETIMING; TWO-COMPONENT;

C (PROGRAMMING LANGUAGE);

EID: 84944413527     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/10722167_5     Document Type: Conference Paper

References (11)

1. C. E. Leiserson and J. B. Saxe. Optimizing Synchronous Systems. In Journal of VLSI and Computer Systems, 1(1):41-67, Spring 1983.
2. C. E. Leiserson and J. B. Saxe. Retiming Synchronous Circuitry. In Algorithmica, 6(1):5-35, 1991.
3. S. Mador-Haim and L. Fix. Input Elimination and Abstraction in Model Checking. In Proc. Conf. on Formal Methods in Computer-Aided Design, November 1998.
4. G. Hasteer, A. Mathur, and P. Banerjee. Efficient Equivalence Checking of Multi- Phase Designs Using Phase Abstraction and Retiming. In ACM Transactions on Design Automation of Electronic Systems, October 1998.
5. J. Baumgartner, T. Heyman, V. Singhal, and A. Aziz. Model Checking the IBM Gigahertz Processor: An Abstraction Algorithm for High-Performance Netlists. In Proceedings of the Conference on Computer-Aided Verification, July 1999.
6. R. Milner. Communication and Concurrency. Prentice Hall, New York, 1989.
7. Z. Kohavi. Switching and Finite Automata Theory. Computer Science Series. McGraw-Hill Book Company, 1970.
8. O. Grumberg and D. E. Long. Module Checking and Modular Verification. In ACM Transactions on Programming Languages and Systems, 16(3):843-871, 1994.
9. E. M. Clarke and E. A. Emerson. Design and Synthesis of Synchronization Ske- letons Using Branching Time Logic. In Proc. Workshop on Logic of Programs, 1981.
10. I. Beer, S. Ben-David, C. Eisner, and A. Landver. RuleBase: an Industry-Oriented Formal Verification Tool. In Proc. Design Automation Conference, June 1996.
11. A. J. Hu, G. York, and D. L. Dill. New Techniques for Efficient Verification with Implicitly Conjoined BDDs. In Proceedings of the Design Automation Conference, June 1994.