Exploiting retiming in a guided simulation based validation methodology

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1703, Issue , 1999, Pages 350-355

  Gupta, Aarti ^a   Ashar, Pranav ^a   Malik, Sharad ^b  

^a NEC CORPORATION   (Japan)

^b PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84958633682     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-48153-2_32     Document Type: Conference Paper

References (8)

1. A. Balakrishnan and S. T. Chakradhar. Software transformations for sequential test generation. In Fourth Asian Test Symposium, 1995.
2. P. Franzon. Digital computer technology and design: Fall 1994 project. Private Communication, 1996.
3. A. Gupta, S. Malik, and P. Ashar. Toward formalizing a validation methodology using simulation coverage. In Proc. 34th Design Automation Conf., pages 740–745, June 1997.
4. R. Gupta, R. Gupta, and M. A. Breuer. BALLAST: A methodology for partial scan design. In Proceedings of the International Symposium on Fault Tolerant Computing, pages 118–125, June 1989.
5. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1990.
6. R. C. Ho, C. H. Yang, M. A. Horowitz, and D. L. Dill. Architecture validation for processors. In Proc. 22nd Annual International Symposium on Computer Architecture, June 1995.
7. Charles E. Leiserson and James B. Saxe. Retiming Synchronous Circuitry. Algorithmica, 6(1):5–36, 1991.
8. S. Malik, E. Sentovich, R. K. Brayton, and A. Sangiovanni-Vincentelli. Retiming and resynthesis: Optimizing sequential networks with combinational techniques. IEEE Tran. on CAD of Integrated Circ. and Sys., 10(1):74–84, Jan. 1991.