Narrow bus encoding for low power systems

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 217-220

  Shin, Youngsoo ^a   Choi, Kiyoung ^a  

^a Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

DATA PATTERNS; DECODER CIRCUITS; DSP APPLICATION; LOW-POWER SYSTEMS; PERFORMANCE DEGRADATION; POWER SAVINGS; RANDOM PATTERN; TRANSITION SIGNALING;

BUS TERMINALS; COMPUTER AIDED DESIGN;

BUSES;

EID: 0003762912     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368609     Document Type: Conference Paper

References (13)

1. O. Gunasekara, "Developing a digital cellular phone using a 32-bit microcontroller," Tech. Rep., Advanced RISC Machines Ltd., 1998.
2. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE Journal of Solid-State Circuits, vol. 29, no. 6, pp. 663-670, June 1994.
3. C. L. Su, C. Y. Tsui, and A. M. Despain, "Low power architecture design and compilation technique for high-performance processors," in Proc. IEEE COMPCON, Feb. 1994, pp. 209-214.
4. M. R. Stan and W. P. Burleson, "Limited-weight codes for low-power I/O," in Proc. Int'l Workshop on Low Power Design, Apr. 1994, pp. 209-214.
5. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. on VLSI Systems, vol. 3, no. 1, pp. 49-58, Mar. 1995.
6. M. R. Stan and W. P. Burleson, "Low-power encodings for global communication in CMOS VLSI," IEEE Trans. on VLSI Systems, vol. 5, no. 4, pp. 444-455, Dec. 1997.
7. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems," in Proc. Great Lakes Symposium on VLSI, Mar. 1997, pp. 77-82.
8. L. Benini, G. De Micheli, E. Macii, M. Poncino, and S. Quer, "System-level power optimization of special purpose applications: The Beach Solution," in Proc. Int'l Symposium on Low Power Electronics and Design, Aug. 1997, pp. 24-29.
9. Y. Shin, S. Chae, and K. Choi, "Partial bus-invert coding for power optimization of system level bus," in Proc. Int'l Symposium on Low Power Electronics and Design, Aug. 1998, pp. 127-129.
10. R. J. Fletcher, "Integrated circuit having outputs configured for reduced state changes," May 1987, U.S. Patent 4667337.
11. P. Landman and J. Rabaey, "Architectural power analysis: the dual bit type method," IEEE Trans. on VLSI Systems, vol. 3, no. 2, pp. 173-187, June 1995.
12. J. Rabaey, C. Chu, P. Hoang, and M Potkonjak, "Fast prototyping of datapath-intensive architectures," IEEE Design & Test of Computers, pp. 40-51, June 1991.
13. S. Lee and W. Sung, "A parser processor for MPEG-2 audio and AC-3 decoding," in Proc. Int'l Symposium on Circuits and Systems, June 1997, pp. 2621-2624.